AD9518-3
TABLE OF CONTENTS
Features .............................................................................................. 1
Thermal Resistance.................................................................... 13
ESD Caution................................................................................ 13
Pin Configuration and Function Descriptions........................... 14
Typical Performance Characteristics ........................................... 16
Terminology.................................................................................... 20
Detailed Block Diagram ................................................................ 21
Theory of Operation ...................................................................... 22
Operational Configurations...................................................... 22
Digital Lock Detect (DLD) ....................................................... 30
Clock Distribution ..................................................................... 34
Reset Modes ................................................................................ 38
Power-Down Modes .................................................................. 38
Serial Control Port ......................................................................... 40
Serial Control Port Pin Descriptions....................................... 40
General Operation of Serial Control Port............................... 40
The Instruction Word (16 Bits)................................................ 41
MSB/LSB First Transfers ........................................................... 41
Thermal Performance.................................................................... 44
Control Registers............................................................................ 45
Control Register Map Overview .............................................. 45
Control Register Map Descriptions ......................................... 47
Applications Information.............................................................. 60
Frequency Planning Using the AD9518.................................. 60
Using the AD9518 Outputs for ADC Clock Applications.... 60
LVPECL Clock Distribution..................................................... 61
Outline Dimensions....................................................................... 62
Ordering Guide .......................................................................... 62
Applications....................................................................................... 1
General Description......................................................................... 1
Functional Block Diagram .............................................................. 1
Revision History ............................................................................... 3
Specifications..................................................................................... 4
Power Supply Requirements ....................................................... 4
PLL Characteristics ...................................................................... 4
Clock Inputs .................................................................................. 6
Clock Outputs............................................................................... 6
Timing Characteristics ................................................................ 6
Clock Output Additive Phase Noise (Distribution Only;
VCO Divider Not Used).............................................................. 7
Clock Output Absolute Phase Noise (Internal VCO Used).... 7
Clock Output Absolute Time Jitter (Clock Generation
Using Internal VCO).................................................................... 8
Clock Output Absolute Time Jitter (Clock Cleanup
Using Internal VCO).................................................................... 8
Clock Output Absolute Time Jitter (Clock Generation
Using External VCXO) ................................................................ 8
Clock Output Additive Time Jitter (VCO Divider
Not Used)....................................................................................... 9
Clock Output Additive Time Jitter (VCO Divider Used) ....... 9
Serial Control Port ..................................................................... 10
PD SYNC
RESET
Pins ..................................................... 10
,
, and
LD, STATUS, and REFMON Pins............................................ 11
Power Dissipation....................................................................... 11
Timing Diagrams............................................................................ 12
Absolute Maximum Ratings.......................................................... 13
Rev. A | Page 2 of 64
5秒后页面跳转
PCF8574资料解读：主要参数分析、引脚说明
AD637数据手册解读：主要特性、引脚及其功能解读、电气参数
ADUM1201资料手册解读：参数分析、引脚说明、应用分析
一文带你了解压敏电阻器在直流电路中的过压保护作用
微信公众号
抖音公众号
浙公网安备 33010502006866号 浙ICP备10014259号-119
营业执照ICP证
技术参数
数据手册
如果您发现信息不准确，
