5秒后页面跳转
AD9520 PDF预览

AD9520

更新时间: 2022-04-19 23:05:31
品牌 Logo 应用领域
亚德诺 - ADI /
页数 文件大小 规格书
3页 390K
描述
Synchronizing Multiple AD9910 1 GSPS Direct Digital Synthesizers

AD9520 数据手册

 浏览型号AD9520的Datasheet PDF文件第2页浏览型号AD9520的Datasheet PDF文件第3页 
Circuit Note  
CN-0121  
Devices Connected/Referenced  
Circuit Designs Using Analog Devices Products  
Apply these product pairings quickly and with confidence.  
For more information and/or support call 1-800-AnalogD  
(1-800-262-5643) or visit www.analog.com/circuit.  
AD9910  
1 GSPS Direct Digital Synthesizer (DDS)  
Clock Generator and Distribution IC  
High Speed LVDS Clock Fanout Buffer  
AD9520  
ADCLK846  
Synchronizing Multiple AD9910 1 GSPS Direct Digital Synthesizers  
The circuit in Figure 1 demonstrates how to synchronize four  
AD9910 1 GSPS, DDS chips using the AD9520 clock generator  
and the ADCLK846 clock fanout buffer. The result is precise  
phase alignment between the clock and output signals of four  
AD9910 devices.  
CIRCUIT FUNCTION AND BENEFITS  
Synchronization of multiple DDS devices allows precise digital  
tuning control of the phase and amplitude across multiple  
frequency carriers. This type of control is useful in radar  
applications and quadrature (I/Q) upconversion for side-band  
suppression.  
ADCLK846  
LVDS  
LEVELS  
Q0  
Q0  
Q1  
Q1  
Q2  
Q2  
Q3  
Q3  
LVDS  
LEVELS  
CLK1  
CLK1  
+ SYNC_IN  
– SYNC_IN  
SYNC_CLK  
AOUT  
AD9910  
(MASTER)  
AD9520  
Q0  
PECL  
LEVELS  
REF CLK  
IO_UPDATE  
+ SYNC_OUT  
– SYNC_OUT  
Q1  
Q2  
Q3  
Q4  
REF CLK  
SYNC_CLK  
AOUT  
AD9910  
(SLAVE)  
IO_UPDATE  
CMOS  
LEVEL  
CH1  
CH2  
CH3  
CH4  
+ SYNC_IN  
CMOS  
LEVELS  
DG2020A  
– SYNC_IN  
DATA  
GENERATOR  
REF CLK  
SYNC_CLK  
AOUT  
IO_UPDATE  
CLOCK  
AD9910  
(SLAVE)  
+ SYNC_IN  
– SYNC_IN  
REF CLK  
SYNC_CLK  
AOUT  
IO_UPDATE  
AD9910  
(SLAVE)  
+ SYNC_IN  
– SYNC_IN  
Figure 1. Setup for Synchronization of Multiple AD9910’s (Simplified Schematic: Decoupling, Power, and All Connections Not Shown)  
Rev. A  
“Circuits from the Lab” from Analog Devices have been designed and built by Analog Devices  
engineers. Standard engineering practices have been employed in the design and construction of  
each circuit, and their function and performance have been tested and verified in a lab environment  
at room temperature. However, you are solely responsible for testing the circuit and determining its  
suitability and applicability for your use and application. Accordingly, in no event shall Analog  
Devices be liable for direct, indirect, special, incidental, consequential or punitive damages due to  
anycause whatsoever connectedto the use ofany“Circuit fromthe Lab. (Continued on last page)  
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.  
Tel: 781.329.4700  
Fax: 781.461.3113  
www.analog.com  
©2009 Analog Devices, Inc. All rights reserved.  
 

与AD9520相关器件

型号 品牌 描述 获取价格 数据表
AD9520-0 ADI 12 LVPECL/24 CMOS Output Clock Generator with Integrated 2.8 GHz VCO

获取价格

AD9520-0/PCBZ ADI 12 LVPECL/24 CMOS Output Clock Generator with Integrated 2.8 GHz VCO

获取价格

AD9520-0BCPZ ADI 12 LVPECL/24 CMOS Output Clock Generator with Integrated 2.8 GHz VCO

获取价格

AD9520-0BCPZ-REEL7 ADI 12 LVPECL/24 CMOS Output Clock Generator with Integrated 2.8 GHz VCO

获取价格

AD9520-1 ADI 12 LVPECL/24 CMOS Output Clock Generator with Integrated 2.5 GHz VCO

获取价格

AD9520-1/PCBZ ADI 12 LVPECL/24 CMOS Output Clock Generator with Integrated 2.5 GHz VCO

获取价格