5秒后页面跳转
AD8384ASVZ PDF预览

AD8384ASVZ

更新时间: 2024-01-20 23:30:05
品牌 Logo 应用领域
亚德诺 - ADI 显示驱动器转换器电平转换器驱动程序和接口接口集成电路
页数 文件大小 规格书
24页 468K
描述
10-Bit, 6-Channel Decimating LCD DecDriver-R with Level Shifters

AD8384ASVZ 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:QFP
包装说明:MS-026-ADDHD, TQFP-80针数:80
Reach Compliance Code:unknown风险等级:5.76
数据输入模式:PARALLEL接口集成电路类型:LIQUID CRYSTAL DISPLAY DRIVER
JESD-30 代码:S-PQFP-G80JESD-609代码:e3
长度:12 mm湿度敏感等级:3
复用显示功能:NO功能数量:1
区段数:6端子数量:80
最高工作温度:85 °C最低工作温度:
封装主体材料:PLASTIC/EPOXY封装代码:HTFQFP
封装形状:SQUARE封装形式:FLATPACK, HEAT SINK/SLUG, THIN PROFILE, FINE PITCH
峰值回流温度(摄氏度):260认证状态:COMMERCIAL
座面最大高度:1.05 mm标称供电电压:3.3 V
电源电压1-Nom:15.5 V表面贴装:YES
温度等级:OTHER端子面层:MATTE TIN
端子形式:GULL WING端子节距:0.5 mm
端子位置:QUAD处于峰值回流温度下的最长时间:40
宽度:12 mmBase Number Matches:1

AD8384ASVZ 数据手册

 浏览型号AD8384ASVZ的Datasheet PDF文件第3页浏览型号AD8384ASVZ的Datasheet PDF文件第4页浏览型号AD8384ASVZ的Datasheet PDF文件第5页浏览型号AD8384ASVZ的Datasheet PDF文件第7页浏览型号AD8384ASVZ的Datasheet PDF文件第8页浏览型号AD8384ASVZ的Datasheet PDF文件第9页 
AD8384  
SERIAL INTERFACE  
Table 4. @ 25°C, AVCC = 15.5 V, DVCC = 3.3 V, TA MIN = 0°C, TA MAX = 85°C, SVRL = 4 V, SVRH = 9 V, unless otherwise noted  
Parameter  
Conditions  
Min  
Typ  
Max  
Unit  
SERIAL DAC REFERENCE INPUTS  
SVRH Range  
SVRL Range  
SVFS = (SVRH – SVRL)  
SVRL < SVRH  
SVRL < SVRH  
SVRL + 1  
AGND + 1.5  
1
AVCC – 3.5  
SVRH – 1  
8
V
V
V
SVFS Range  
SVRH Input Current  
SVRL Input Current  
SVRH Input Resistance  
SERIAL DAC ACCURACY  
DNL  
SVFS = 5 V  
SVFS = 5 V  
–70  
–2.5  
40  
nA  
mA  
kΩ  
–2.8  
SVFS = 5 V, RL = ∞  
SVFS=5 V, RL = ∞  
–1.0  
–1.5  
–2.0  
–4.0  
+1.0  
+1.5  
+2.0  
+4.0  
LSB  
LSB  
LSB  
LSB  
INL  
Output Offset Error  
Scale Factor Error  
SERIAL DAC LOGIC INPUTS  
CIN  
IIL  
IIH  
3
pF  
µA  
µA  
V
–0.6  
0.05  
1.65  
VTH  
VIH  
VIL  
2.0  
DGND  
DVCC  
0.8  
V
V
SERIAL DAC OUTPUTS  
Maximum Output Voltage  
Minimum Output Voltage  
VAO1—Grounded Mode  
IOUT  
CLOAD Low Range6  
CLOAD High Range1  
SERIAL DAC DYNAMIC PERFORMANCE  
SEN to SCL Setup Time, t20  
SCL, High Level Pulse Width, t21  
SCL, Low Level Pulse Width, t22  
SDI Setup Time, t24  
SDI Hold Time, t25  
SCL to SEN Hold Time, t23  
VAO1, VAO2 Settling Time, t26  
VAO1, VAO2 Settling Time, t26  
SVRH – 1 LSB  
SVRL  
0.1  
V
V
V
mA  
µF  
µF  
30  
0.002  
0.047  
10  
15  
10  
10  
10  
15  
ns  
ns  
ns  
ns  
ns  
ns  
µs  
ms  
SVFS = 5 V, to 0.5%, CL = 100 pF  
SVFS = 5 V, to 0.5%, CL = 33 µF  
1
10  
2
15  
6 Outputs VAO1 and VAO2 are designed to drive very high capacitive loads. The load capacitance must be 0.002 µF or 0.047 µF.  
Load capacitance in the range 0.002 µF to 0.047 µF causes the output overshoot to exceed 100 mV.  
Rev. 0 | Page 6 of 24  
 
 
 

与AD8384ASVZ相关器件

型号 品牌 描述 获取价格 数据表
AD8385 ADI 10-Bit, 12-Channel Decimating LCD DECDRIVER with Level Shifters

获取价格

AD8385ASVZ ADI 10-Bit, 12-Channel Decimating LCD DECDRIVER with Level Shifters

获取价格

AD8386 ADI 10-Bit, 12-Channel Output Decimating LCD Driver

获取价格

AD8386JCPZ ADI 10-Bit, 12-Channel Output Decimating LCD Driver

获取价格

AD8387 ADI High Performance, 12-Bit, 12-Channel Decimating, LCD DecDriver

获取价格

AD8387-EB ADI High Performance, 12-Bit, 12-Channel Decimating, LCD DecDriver

获取价格