5秒后页面跳转
捷配首页

Datasheet > AD8324
AD8324 PDF预览

AD8324

更新时间： 2024-02-17 05:33:02
品牌 Logo 应用领域
亚德诺 - ADI 驱动器
页数 文件大小 规格书
16页 639K
描述
3.3 V Upstream Cable Line Driver

阅读下载

获取价格

AD8324 技术参数

是否无铅： 不含铅是否Rohs认证： 符合
生命周期：Obsolete零件包装代码：SSOP
包装说明：SSOP,针数：20
Reach Compliance Code：unknownECCN代码：EAR99
HTS代码：8542.33.00.01风险等级：7.42
差分输出：YES驱动器位数：1
输入特性：STANDARD接口集成电路类型：LINE DRIVER
接口标准：GENERAL PURPOSEJESD-30 代码：R-PDSO-G20
JESD-609代码：e3长度：8.6614 mm
湿度敏感等级：1功能数量：1
端子数量：20最高工作温度：70 °C
最低工作温度：-25 °C封装主体材料：PLASTIC/EPOXY
封装代码：SSOP封装形状：RECTANGULAR
封装形式：SMALL OUTLINE, SHRINK PITCH峰值回流温度（摄氏度）：260
认证状态：Not Qualified最大接收延迟：
座面最大高度：1.7526 mm最大供电电压：3.47 V
最小供电电压：3.13 V标称供电电压：3.3 V
表面贴装：YES温度等级：OTHER
端子面层：Matte Tin (Sn)端子形式：GULL WING
端子节距：0.635 mm端子位置：DUAL
处于峰值回流温度下的最长时间：40宽度：3.9116 mm
Base Number Matches：1

AD8324 数据手册

 浏览型号AD8324的Datasheet PDF文件第10页浏览型号AD8324的Datasheet PDF文件第11页浏览型号AD8324的Datasheet PDF文件第12页浏览型号AD8324的Datasheet PDF文件第14页浏览型号AD8324的Datasheet PDF文件第15页浏览型号AD8324的Datasheet PDF文件第16页 
AD8324  
Z
× 1100Ω  
IN  
EVALUATION BOARD FEATURES AND OPERATION  
R4 =  
1100Ω – Z  
IN  
The AD8324 evaluation board and control software can be used  
to control the AD8324 upstream cable driver via the parallel  
port of a personal computer. A standard printer cable connected  
to the parallel port of the PC is used to feed all the necessary  
data to the AD8324 using the Windows® based control software.  
This package provides a means of controlling the gain and the  
power mode of the AD8324. With this evaluation kit, the  
AD8324 can be evaluated in either a single-ended or differential  
input configuration. A schematic of the evaluation board is  
provided in Figure 29.  
V
IN+  
Z
R4  
AD8324  
IN  
Figure 25. Single-to-Differential Circuit  
SINGLE-ENDED SOURCE  
Although the AD8324 was designed to have optimal DOCSIS  
performance when used with a differential input signal, the  
AD8324 may also be used as a single-ended receiver, or as an IF  
digitally controlled amplifier. However, as with the single-ended  
to differential configuration noted previously, even order  
harmonic distortion will be slightly degraded.  
DIFFERENTIAL SIGNAL SOURCE  
Typical applications for the AD8324 use a differential input  
signal from a modulator or a DAC. Refer to Table 7 for common  
values of R4, or calculate other input configurations using the  
equation in Figure 24. This circuit configuration will give  
optimal distortion results due to the symmetric input signals. It  
should be noted that this is the configuration that was used to  
characterize the AD8324.  
When operating the AD8324 in a single-ended input mode,  
terminate the part as illustrated in Figure 26. On the AD8324  
evaluation boards, this termination method requires the  
removal and shorting of R2 and R3, the removal of R4, as well  
as the addition of 86.6 Ω at R1 and 40.2 Ω at R17 for 75 Ω  
termination. Table 7 shows the correct values for R11 and R12  
for some common input configurations. Other input impedance  
configurations may be accommodated using the equations in  
Figure 26.  
Z
× 1100Ω  
IN  
R4 =  
1100Ω – Z  
IN  
V
IN+  
IN–  
Z
R4  
AD8324  
IN  
V
Z
× 550  
Z
× R1  
IN  
IN  
R1 =  
R17 =  
550 – Z  
R1 – Z  
IN  
IN  
Figure 24. Differential Circuit  
V
IN+  
R1  
DIFFERENTIAL SIGNAL FROM  
SINGLE-ENDED SOURCE  
Z
AD8324  
IN  
The default configuration of the evaluation board implements a  
differential signal drive from a single-ended signal source. This  
configuration uses a 1:1 balun transformer to approximate a  
differential signal. Because of the non-ideal nature of real  
transformers, the differential signal is not purely equal and  
opposite in amplitude. Although this circuit slightly sacrifices  
even order harmonic distortion due to asymmetry, it does  
provide a convenient way to evaluate the AD8324 with a single-  
ended source. The AD8324 evaluation board is populated with a  
TOKO 617DB-A0070 1:1 for this purpose (T1).  
R17  
Figure 26. Single-Ended Circuit  
Table 7. Common Matching Resistors  
Differential Input Termination  
R2/R3 (Ω) R4 (Ω)  
Open 52.3  
ZIN (Ω)  
50  
75  
100  
150  
R1/R17 (Ω)  
Open/Open  
Open/Open  
Open/Open  
Open/Open  
Open  
Open  
Open  
80.6  
110  
174  
Table 7 provides typical R4 values for common input  
configurations. R16 must be removed, and R2 and R3 should be  
shorted. Other input impedances may be calculated using the  
equation in Figure 25. Refer to Figure 29 for an evaluation  
board schematic. To use the transformer for converting a single  
ended source into a differential signal, the input signal must be  
Single-Ended Input Termination  
ZIN (Ω)  
50  
75  
R2/R3 (Ω)  
0/0  
R4 (Ω)  
Open  
Open  
R1/R17 (Ω)  
54.9/26.1  
86.6/40.2  
0/0  
applied to VIN+  
.
Rev. 0 | Page 13 of 16  
 
 
 
 
 
1...10111213141516

下载PDF

与AD8324相关器件

型号 品牌 描述 获取价格 数据表
AD8324_05 ADI 3.3 V Upstream Cable Line Driver

获取价格
AD8324ACP ADI 3.3 V Upstream Cable Line Driver

获取价格
AD8324ACP-EVAL ADI 3.3 V Upstream Cable Line Driver

获取价格
AD8324ACP-REEL7 ADI 3.3 V Upstream Cable Line Driver

获取价格
AD8324ACPZ ADI 3.3 V Upstream Cable Line Driver

获取价格
AD8324ACPZ-REEL7 ADI 3.3 V Upstream Cable Line Driver

获取价格

与AD8324相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证