5秒后页面跳转
捷配首页

Datasheet > 信号电路 > 模拟计算功能> AD8317-EVALZ
AD8317-EVALZ PDF预览

AD8317-EVALZ

更新时间： 2024-01-18 12:59:15
品牌 Logo 应用领域
亚德诺 - ADI 控制器
页数 文件大小 规格书
20页 782K
描述
1 MHz to 10 GHz, 55 dB Log Detector/Controller

阅读下载

获取价格

AD8317-EVALZ 技术参数

Source Url Status Check Date：2013-05-01 14:56:25.48是否无铅： 含铅
是否Rohs认证： 符合生命周期：Active
零件包装代码：DIE包装说明：DIE,
针数：0Reach Compliance Code：compliant
ECCN代码：EAR99HTS代码：8542.39.00.01
风险等级：5.73Is Samacsys：N
模拟集成电路 - 其他类型：LOG OR ANTILOG AMPLIFIER标称带宽：10000 MHz
JESD-30 代码：R-XUUC-N8湿度敏感等级：1
功能数量：1端子数量：8
最高工作温度：85 °C最低工作温度：-40 °C
封装主体材料：UNSPECIFIED封装代码：DIE
封装形状：RECTANGULAR封装形式：UNCASED CHIP
峰值回流温度（摄氏度）：260认证状态：Not Qualified
最大供电电压 (Vsup)：5.5 V最小供电电压 (Vsup)：3 V
标称供电电压 (Vsup)：5 V表面贴装：YES
技术：BIPOLAR温度等级：INDUSTRIAL
端子形式：NO LEAD端子位置：UPPER
处于峰值回流温度下的最长时间：30Base Number Matches：1

AD8317-EVALZ 数据手册

 浏览型号AD8317-EVALZ的Datasheet PDF文件第12页浏览型号AD8317-EVALZ的Datasheet PDF文件第13页浏览型号AD8317-EVALZ的Datasheet PDF文件第14页浏览型号AD8317-EVALZ的Datasheet PDF文件第16页浏览型号AD8317-EVALZ的Datasheet PDF文件第17页浏览型号AD8317-EVALZ的Datasheet PDF文件第18页 
AD8317  
Figure 33 shows the response of the AGC RF output to a pulse  
on VSET. As VSET decreases from 1.7 V to 0.4 V, the AGC loop  
responds with an RF burst. In this configuration, the input  
signal to the ADL5330 is a 1 GHz sine wave at a power level  
of −15 dBm.  
AD8317  
I
LOG  
VOUT  
CLPF  
+4  
1.5kΩ  
3.5pF  
C
T
FLT  
AD8317 VSET PULSE  
Figure 34. Lowering the Postdemodulation Bandwidth  
1
CFLT is selected by  
1
CFLT  
=
− 3.5pF  
(12)  
(2π ×1.5 kΩ×Video Bandwidth)  
ADL5330 OUTPUT  
2
The video bandwidth should typically be set to a frequency  
equal to about one-tenth the minimum input frequency. This  
ensures that the output ripple of the demodulated log output,  
which is at twice the input frequency, is well filtered.  
CH1 2.00V  
M10.0µs  
699.800µs  
CH2 50mVΩ  
A CH1  
2.48V  
T
In many log amp applications, it may be necessary to lower  
the corner frequency of the postdemodulation filter to achieve  
low output ripple while maintaining a rapid response time to  
changes in signal level. An example of a 4-pole active filter is  
shown in the AD8307 data sheet.  
Figure 33. Oscilloscope Screenshot Showing  
the Response Time of the AGC Loop  
Response time and the amount of signal integration are con-  
trolled by CFLT. This functionality is analogous to the feedback  
capacitor around an integrating amplifier. Although it is  
possible to use large capacitors for CFLT, in most applications,  
values under 1 nF provide sufficient filtering.  
OPERATION BEYOND 8 GHz  
The AD8317 is specified for operation up to 8 GHz, but it provides  
useful measurement accuracy over a reduced dynamic range of  
up to 10 GHz. Figure 35 shows the performance of the AD8317  
over temperature at 10 GHz when the device is configured as  
shown in Figure 22. Dynamic range is reduced at this frequency,  
but the AD8317 does provide 30 dB of measurement range  
within 3 dB of linearity error.  
Calibration in controller mode is similar to the method used  
in measurement mode. A simple 2-point calibration can be  
done by applying two known VSET voltages or DAC codes and  
measuring the output power from the VGA. Slope and intercept  
can then be calculated by:  
Slope = (VSET1 − VSET2)/(POUT1 − POUT2  
Intercept = POUT1 − VSET1/Slope  
)
(9)  
(10)  
(11)  
2.0  
1.8  
1.6  
1.4  
1.2  
1.0  
0.8  
0.6  
0.4  
0.2  
0
5
4
3
V
SETx = Slope × (POUTX − Intercept)  
2
More information on the use of the ADL5330 in AGC applica-  
tions can be found in the ADL5330 data sheet.  
1
0
OUTPUT FILTERING  
–1  
–2  
–3  
–4  
–5  
For applications in which maximum video bandwidth and,  
consequently, fast rise time are desired, it is essential that the  
CLPF pin be left unconnected and free of any stray capacitance.  
The nominal output video bandwidth of 50 MHz can be reduced  
by connecting a ground-referenced capacitor (CFLT) to the CLPF  
pin, as shown in Figure 34. This is generally done to reduce  
output ripple (at twice the input frequency for a symmetric  
input waveform such as sinusoidal signals).  
–40  
–35  
–30  
–25  
–20  
–15  
–10  
–5  
0
5
P
(dBm)  
IN  
Figure 35. VOUT and Log Conformance vs. Input Amplitude at 10.0 GHz,  
Multiple Devices, RTADJ = Open, CLPF = 1000 pF  
Implementing an impedance match for frequencies beyond  
8 GHz can improve the sensitivity of the AD8317 and measure-  
ment range.  
Operation beyond 10 GHz is possible, but part-to-part  
variation, most notably in the intercept, becomes significant.  
Rev. B | Page 15 of 20  
 
 
 
 
 
1...12131415161718...20

下载PDF

与AD8317-EVALZ相关器件

型号 品牌 描述 获取价格 数据表
AD8318 ADI 1 MHz - 8 GHz, 60 dB Logarithmic Detector/Controller

获取价格
AD8318_06 ADI 1 MHz to 8 GHz, 60 dB Logarithmic Detector/Controller

获取价格
AD8318_07 ADI 1 MHz to 8 GHz, 70 dB Logarithmic Detector/Controller

获取价格
AD8318ACPZ ADI 暂无描述

获取价格
AD8318ACPZ-R2 ADI 1 MHz to 8 GHz, 70 dB Logarithmic Detector/Controller

获取价格
AD8318ACPZ-REEL7 ADI 1 MHz - 8 GHz, 60 dB Logarithmic Detector/Controller

获取价格

与AD8317-EVALZ相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证