Datasheet > AD8143_16

AD8143_16

更新时间： 2022-02-26 12:46:19

品牌	Logo	应用领域
亚德诺 - ADI		/
页数	文件大小	规格书
24页	639K
描述
High Speed, Triple Differential Receiver with Comparators

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

AD8143_16 数据手册

AD8143

Data Sheet

APPLICATIONS INFORMATION

In this configuration, the voltage applied to the REF pin appears

at the output with a gain of 1 + R_F/R_G.

OVERVIEW

The AD8143 contains three independent active-feedback

amplifiers that can be effectively applied as differential line

receivers for red-green-blue (RGB) signals or component video,

such as YPbPr, signals transmitted over unshielded-twisted-pair

(UTP) cable. The AD8143 also contains two general-purpose

comparators with hysteresis that can be used to receive digital

signals or to extract video synchronization pulses from received

common-mode signals that contain encoded synchronization

signals.

To achieve unity gain from V_REFto V_OUTin this configuration,

divide V_REFby the same factor used in the feedback loop; the

same R_Fand R_Gvalues can be used. Figure 38 illustrates this

approach.

+5V

0.01µF

–

An internal linear voltage regulator derives power for the

comparators from the positive supply; therefore, the AD8143

must always have a minimum positive supply voltage of 4.5 V.

–

REF

OUT

REF

The AD8143 includes a power-down feature that can be

asserted to reduce the supply current when a particular device

is not in use.

0.01µF

–5V

BASIC CLOSED-LOOP GAIN CONFIGURATIONS

As described in the Theory of Operation section, placing a

resistive feedback network between an amplifier output and its

respective feedback amplifier input creates a stable negative

feedback amplifier. It is important to note that the closed-loop

gain of the amplifier used in the signal path is defined as the

amplifier’s single-ended output voltage divided by its differential

input voltage. Therefore, each amplifier in the AD8143 provides

differential-to-single-ended gain. Additionally, the amplifier used

for feedback has two high impedance inputs—the FB input,

where the negative feedback is applied, and the REF input,

which can be used as an independent single-ended input to

apply a dc offset to the output signal. Some basic gain

configurations implemented with an AD8143 amplifier are

shown in Figure 37 through Figure 39.

Figure 38. Basic Gain Circuit: V_OUT= V_IN(1 + R_F/R_G) + V_REF

The gain equation for the circuit in Figure 38 is

_OUT= V_IN(1 + R_F/R_G) + V_REF

(2)

Another configuration that provides the same gain equation as

Equation 2 is shown in Figure 39. In this configuration, it is

important to keep the source resistance of V_REFmuch smaller

than R_Gto avoid gain errors.

+5V

0.01µF

–

REF

+5V

OUT

0.01µF

–

REF

–

0.01µF

REF

OUT

–5V

REF

Figure 39. Basic Gain Circuit: V_OUT= V_IN(1 + R_F/R_G) + V_REF

For stability reasons, the inductance of the trace connected to

the REF pin must be kept to less than 10 nH. The typical

inductance of 50 Ω traces on the outer layers of the FR-4 boards

is 7 nH/in, and on the inner layers, it is typically 9 nH/in. Vias

must be accounted for as well. The inductance of a typical via in

a 0.062-inch board is on the order of 1.5 nH. If longer traces are

required, a 200 Ω resistor should be placed in series with the

trace to reduce the Q-factor of the inductance.

0.01µF

–5V

Figure 37. Basic Gain Circuit: V_OUT= (V_IN+ V_REF)(1 + R_F/R_G)

The gain equation for the circuit in Figure 37 is

_OUT= (V_IN+ V_REF)(1 + R_F/R_G)

(1)

Rev. A | Page 18 of 24

1...15 16 171819 20 21...24

中文翻译

下载PDF

与AD8143_16相关器件

型号	品牌	获取价格	描述	数据表
AD8143ACPZ-R2	ADI	获取价格	High Speed, Triple Differential Receiver with Comparators
AD8143ACPZ-REEL	ADI	获取价格	High Speed, Triple Differential Receiver with Comparators
AD8143ACPZ-REEL7	ADI	获取价格	High Speed, Triple Differential Receiver with Comparators
AD8143ACPZ-RL	ADI	获取价格	IC LINE RECEIVER, QCC32, 5 X 5 MM, LEAD FREE, MO-220-VHHD-2, LFCSP-32, Line Driver or Rece
AD8143ACPZ-RL7	ADI	获取价格	IC LINE RECEIVER, QCC32, 5 X 5 MM, LEAD FREE, MO-220-VHHD-2, LFCSP-32, Line Driver or Rece
AD8143-EVALZ	ADI	获取价格	High Speed, Triple Differential Receiver with Comparators
AD8145	ADI	获取价格	High Speed, Triple Differential Receiver with Comparators
AD8145WYCPZ-R7	ADI	获取价格	High Speed, Triple Differential Receiver with Comparators
AD8145WYCPZ-R72	ADI	获取价格	High Speed, Triple Differential Receiver with Comparators
AD8145YCPZ-R2	ADI	获取价格	High Speed, Triple Differential Receiver with Comparators

与AD8143_16相关文章

晶闸管阳极与阴极之间加电压时控制极的电流流动分析
2024-06-05

7
探究MOS管沟道夹断后载流子传输机制及其电路设计影响
2024-06-05

7
光敏电阻的工作原理、作用及检测方法
2024-06-05

5
ENC28J60以太网控制器全面解析：特性、应用、引脚说明
2024-06-05

2

产品中心

服务支持

精选活动

关于我们

帮助中心

AD8143_16

AD8143_16 数据手册

与AD8143_16相关器件

与AD8143_16相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

AD8143_16

AD8143_16 数据手册

与AD8143_16相关器件

与AD8143_16相关文章

您还可以找

您在本页遇到什么问题？