AD783
D YNAMIC P ERFO RMANCE
(V
HOLD – V ), mV
IN
OUT
T he AD783 is compatible with 12-bit A-to-D converters in
terms of both accuracy and speed. T he fast acquisition time, fast
hold settling time and good output drive capability allow the
AD783 to be used with high speed, high resolution A-to-D
converters like the AD671 and AD7586. T he AD783’s fast
acquisition time provides high throughput rates for multichannel
data acquisition systems. T ypically, the AD783 can acquire a
5 V step in less than 250 ns. Figure 1 shows the settling
accuracy as a function of acquisition time.
+1
V
, VOLTS
+2.5
IN
–2.5
NONLINEARITY
0.08
HOLD MODE OFFSET
–1
GAIN ERROR
0.06
0.04
Figure 2. Hold Mode Offset, Gain Error and Nonlinearity
0.02
0
For applications where it is important to obtain zero offset, the
hold mode offset may be nulled externally at the input to the
A-to-D converter. Adjustment of the offset may be accom-
plished through the A-to-D itself or by an external amplifier
with offset nulling capability (e.g., AD711). T he offset will
change less than 0.5 mV over the specified temperature range.
250
500
0
ACQUISITION TIME – ns
Figure 1. VOUT Settling vs. Acquisition Tim e
T he hold settling determines the required time, after the hold
command is given, for the output to settle to its final specified
accuracy. T he typical settling behavior of the AD783 is 150 ns.
T he settling time of the AD783 is sufficiently fast to allow the
SHA, in most cases, to directly drive an A-to-D converter
without the need for an added “start convert” delay.
SUP P LY D ECO UP LING AND GRO UND ING
CO NSID ERATIO NS
As with any high speed, high resolution data acquisition system,
the power supplies should be well regulated and free from
excessive high frequency noise (ripple). T he supply connection
to the AD783 should also be capable of delivering transient
currents to the device. T o achieve the specified accuracy and
dynamic performance, decoupling capacitors must be placed
directly at both the positive and negative supply pins to com-
mon. Ceramic type 0.1 µF capacitors should be connected from
VCC and VEE to common.
H O LD MO D E O FFSET
T he dc accuracy of the AD783 is determined primarily by the
hold mode offset. T he hold mode offset refers to the difference
between the final held output voltage and the input signal at the
time the hold command is given. T he hold mode offset arises
from a voltage error introduced onto the hold capacitor by
charge injection of the internal switches. T he nominal hold
mode offset is specified for a 0 V input condition. Over the in-
put range of –2.5 V to +2.5 V, the AD783 is also characterized
for an effective gain error and nonlinearity of the held value, as
shown in Figure 2. As indicated by the AD783 specifications,
the hold mode offset is very stable over temperature.
ANALOG
P.S.
DIGITAL
P.S.
+5V
C
–5V
C
+5V
0.1µF 0.1µF
1µF
1µF
1µF
INPUT
DIGITAL
DATA
OUTPUT
ANALOG-TO-DIGITAL
CONVERTER
AD783
SIGNAL GROUND
Figure 3. Basic Grounding and Decoupling Diagram
–6–
REV. A