AD73311LARS-REEL

更新时间： 2024-02-27 11:45:23

品牌	Logo	应用领域
亚德诺 - ADI		/
页数	文件大小	规格书
36页	333K
描述
暂无描述

阅读下载

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

AD73311LARS-REEL 数据手册

(AVDD = +3 V ؎ 10%; DVDD = +3 V ؎ 10%; DGND = AGND = 0 V, f_MCLK= 16.384 MHz,

AD73311–SPECIFICATIONS¹F_S= 64 kHz; T_A= T_MINto T_MAX, unless otherwise noted)

AD73311A

Typ

Parameter

Min

Max

Unit

Test Conditions/Comments

REFERENCE

REFCAP

5VEN = 0

Absolute Voltage, V_REFCAP

REFCAP TC

REFOUT

1.08

1.2

1.32

ppm/°C

0.1 µF Capacitor Required from

REFCAP to AGND2

Typical Output Impedance

Absolute Voltage, V_REFOUT

Minimum Load Resistance

Maximum Load Capacitance

1.2

Ω

1.08

1.32

100

Unloaded

kΩ

ADC SPECIFICATIONS

Maximum Input Range at VIN^{2, 3}

1.578

–2.85

V p-p

dBm

V p-p

dBm

5VEN = 0, Measured Differentially

Nominal Reference Level at VIN

(0 dBm0)

1.0954

–6.02

Absolute Gain

PGA = 0 dB

PGA = 38 dB

Gain Tracking Error

Signal to (Noise + Distortion)

PGA = 0 dB

–0.75

–1.5

0.1

–0.5

0.1

+1.0

+0.5

1.0 kHz, 0 dBm0

1.0 kHz, +3 dBm0 to –50 dBm0

Refer to Figure 5

300 Hz to 3.4 kHz Frequency Range

0 Hz to 32 kHz Frequency Range

300 Hz to 3.4 kHz Frequency Range

0 Hz to 32 kHz Frequency Range

PGA = 38 dB

Total Harmonic Distortion

PGA = 0 dB

PGA = 38 dB

Intermodulation Distortion

Idle Channel Noise

Crosstalk

–83

–78

–76

–100

–70

dBm0

PGA = 0 dB

ADC Input Signal Level: 1.0 kHz, 0 dBm0

DAC Input at Idle

DC Offset

Power Supply Rejection

–20

+15

–55

+50

PGA = 0 dB

Input Signal Level at AVDD and DVDD

Pins 1.0 kHz, 100 mV p-p Sine Wave

64 kHz Output Sample Rate

DMCLK = 16.384 MHz

Group Delay^{4, 5}

µs

Input Resistance at VIN^{2, 4}

kΩ⁶

DAC SPECIFICATIONS

Maximum Voltage Output Swing²

Single Ended

1.578

–2.85

3.156

3.17

V p-p

dBm

V p-p

dBm

5VEN = 0, PGA = 6 dB

Differential

Nominal Voltage Output Swing (0 dBm0)

Single-Ended

1.0954

–6.02

2.1909

1.2

+0.2

0.1

V p-p

dBm

V p-p

dBm

5VEN = 0, PGA = 6 dB

Differential

Output Bias Voltage

Absolute Gain

Gain Tracking Error

Signal to (Noise + Distortion)

PGA = 0 dB

1.08

–0.75

1.32

+1.0

5VEN = 0, REFOUT Unloaded

1.0 kHz, 0 dBm0

1.0 kHz, +3 dBm0 to –50 dBm0

AVDD = +3 V 5%; Refer to Figure 5

300 Hz to 3.4 kHz Frequency Range

0 Hz to 32 kHz Frequency Range

300 Hz to 3.4 kHz Frequency Range

0 Hz to 32 kHz Frequency Range

AVDD = +3 V 5%

62.5

PGA = 6 dB

62.5

Total Harmonic Distortion

PGA = 0 dB

PGA = 6 dB

Intermodulation Distortion

Idle Channel Noise

Crosstalk

–70

–68

–82

–100

–62.5

dBm0

PGA = 0 dB

ADC Input Signal Level: AGND; DAC

Output Signal Level: 1.0 kHz, 0 dBm0

REV. B

–2–

123 4 5 6 7...36

下载PDF

与AD73311LARS-REEL相关器件

型号	品牌	描述	获取价格	数据表
AD73311LARS-REEL7	ADI	IC SPECIALTY TELECOM CIRCUIT, PDSO20, SSOP-20, Telecom IC:Other	获取价格
AD73311LARSZ	ADI	Single-Channel, 3 V Front-End Processor for General Purpose Applications Including Speech	获取价格
AD73311LARSZ-REEL	ADI	Single-Channel, 3 V Front-End Processor for General Purpose Applications Including Speech	获取价格
AD73311LARSZ-REEL7	ADI	Single-Channel, 3 V Front-End Processor for General Purpose Applications Including Speech	获取价格
AD73311LARU	ADI	Low Cost, Low Power CMOS General Purpose Analog Front End	获取价格
AD73311LARU-REEL	ADI	IC SPECIALTY TELECOM CIRCUIT, PDSO20, TSSOP-20, Telecom IC:Other	获取价格

产品中心

服务支持

精选活动

关于我们

帮助中心

AD73311LARS-REEL

AD73311LARS-REEL 数据手册

与AD73311LARS-REEL相关器件

与AD73311LARS-REEL相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

AD73311LARS-REEL

AD73311LARS-REEL 数据手册

与AD73311LARS-REEL相关器件

与AD73311LARS-REEL相关文章

您还可以找

您在本页遇到什么问题？