AD73311
Table II. Current Summary (AVDD = DVDD = +5.5 V)
Analog Internal Digital External Interface
MCLK
SE ON
Conditions
Current Current
Current
Total Current
Comments
ADC On Only
8.5
14.5
0.8
6
6
0
2
2
0
16.5
22.5
1.0
1
1
0
YES
YES
NO
REFOUT Disabled
REFOUT Disabled
REFOUT Disabled
ADC and DAC On
REFCAP On Only
REFCAP and
REFOUT On Only 3.5
0
1.5
0
0
3.5
1.7
0
0
NO
YES
All Sections Off
All Sections Off
0
MCLK Active Levels Equal to
0 V and DVDD
Digital Inputs Static and
Equal to 0 V or DVDD
0
0.01
0
0.02
0
NO
The above values are in mA and are typical values unless otherwise noted.
Table III. Signal Ranges
3 V Power Supply
5VEN = 0
5 V Power Supply
5VEN = 1
5VEN = 0
1.2 V
VREFCAP
VREFOUT
ADC
1.2 V 10%
1.2 V 10%
2.4 V
2.4 V
1.2 V
Maximum Input Range
at VIN
1.578 V p-p
1.578 V p-p
3.156 V p-p
Nominal Reference Level
1.0954 V p-p
1.0954 V p-p
2.1908 V p-p
DAC
Maximum Voltage
Output Swing
Single-Ended
1.578 V p-p
3.156 V p-p
1.578 V p-p
3.156 V p-p
3.156 V p-p
6.312 V p-p
Differential
Nominal Voltage
Output Swing
Single-Ended
Differential
Output Bias Voltage
1.0954 V p-p
2.1909 V p-p
VREFOUT
1.0954 V p-p
2.1909 V p-p
VREFOUT
2.1908 V p-p
4.3818 V p-p
VREFOUT
(AVDD = +3 V ؎ 10%; DVDD = +3 V ؎ 10%; AGND = DGND = 0 V; TA = TMlN to TMAX, unless
TIMING CHARACTERISTICS otherwise noted)
Limit at
TA = –40؇C to +85؇C
Parameter
Unit
Description
Clock Signals
See Figure 1
MCLK Period
MCLK Width High
MCLK Width Low
t1
t2
t3
61
24.4
24.4
ns min
ns min
ns min
Serial Port
t4
t5
t6
t7
t8
t9
t10
t11
t12
t13
See Figures 3 and 4
SCLK Period
SCLK Width High
SCLK Width Low
SDI/SDIFS Setup Before SCLK Low
SDI/SDIFS Hold After SCLK Low
SDOFS Delay from SCLK High
SDOFS Hold After SCLK High
SDO Hold After SCLK High
SDO Delay from SCLK High
SCLK Delay from MCLK
t1
ns min
ns min
ns min
ns min
ns min
ns max
ns min
ns min
ns max
ns max
0.4 × t1
0.4 × t1
20
0
10
10
10
10
30
REV. B
–6–