AD7226
CIRCUIT INFORMATION
D/A SECTION
In single supply operation (VSS = 0 V = AGND), with the out-
put approaching AGND (i.e., digital code approaching all 0s)
The AD7226 contains four identical, 8-bit, voltage mode digital-to-
analog converters. The output voltages from the converters have the
same polarity as the reference voltage allowing single supply opera-
tion. A novel DAC switch pair arrangement on the AD7226 allows a
reference voltage range from 2 V to 12.5 V.
V
DD
I/P
Each DAC consists of a highly stable, thin-film, R-2R ladder
and eight high speed NMOS, single-pole, double-throw
switches. The simplified circuit diagram for one channel is
shown in Figure 1. Note that VREF (Pin 4) and AGND (Pin 5)
are common to all four DACs.
O/P
400ꢁA
V
SS
Figure 2. Amplifier Output Stage
R
R
R
V
OUT
the current load ceases to act as a current sink and begins to act
as a resistive load of approximately 2 kW to AGND. This occurs
as the NMOS transistors come out of saturation. This means
that, in single supply operation, the sink capability of the ampli-
fiers is reduced when the output voltage is at or near AGND. A
typical plot of the variation of current sink capability with out-
put voltage is shown in Figure 3.
2R
2R
DB0
2R
DB5
2R
DB6
2R
DB7
V
REF
AGND
SHOWN FOR ALL 1s ON DAC
500
Figure 1. D/A Simplified Circuit Diagram
The input impedance at the VREF pin of the AD7226 is the
V
= –5V
SS
400
300
parallel combination of the four individual DAC reference input
impedances. It is code dependent and can vary from 2 kW to
infinity. The lowest input impedance (i.e., 2 KW) occurs when
all four DACs are loaded with the digital code 01010101.
Therefore, it is important that the reference presents a low
output impedance under changing load conditions. The nodal
capacitance at the reference terminals is also code dependent
and typically varies from 100 pF to 250 pF.
V = +15V
DD
V
= 0
SS
200
100
0
Each VOUT pin can be considered as a digitally programmable
voltage source with an output voltage of:
(1)
VOUTX = DX VREF
0
2
4
6
8
10
V
(V)
OUT
where DX is fractional representation of the digital input code
and can vary from 0 to 255/256.
Figure 3. Variation of ISINK with VOUT
If the full sink capability is required with output voltages at or
near AGND (= 0 V), then VSS can be brought below 0 V by 5 V
and thereby maintain the 400 mA current sink as indicated in
Figure 3. Biasing VSS below 0 V also gives additional headroom
in the output amplifier which allows for better zero code error
performance on each output. Also improved is the slew rate and
negative-going settling time of the amplifiers (discussed later).
The source impedance is the output resistance of the buffer
amplifier.
OP AMP SECTION
Each voltage-mode D/A converter output is buffered by a unity
gain, noninverting CMOS amplifier. This buffer amplifier is
capable of developing 10 V across a 2 kW load and can drive
capacitive loads of 3300 pF. The output stage of this amplifier
consists of a bipolar transistor from the VDD line and a current
load to the VSS, the negative supply for the output amplifiers.
This output stage is shown in Figure 2.
Each amplifier offset is laser trimmed during manufacture to
eliminate any requirement for offset nulling.
DIGITAL SECTION
The digital inputs of the AD7226 are both TTL and CMOS
(5 V) compatible from VDD = 11.4 V to 16.5 V. All logic inputs
are static protected MOS gates with typical input currents of
less than 1 nA. Internal input protection is achieved by an
on-chip distributed diode from DGND to each MOS gate. To
minimize power supply currents, it is recommended that the
digital input voltages be driven as close to the supply rails (VDD
and DGND) as practically possible.
The NPN transistor supplies the required output current drive
(up to 5 mA). The current load consists of NMOS transistors
which normally act as a constant current sink of 400 mA to VSS,
giving each output a current sink capability of approximately
400 mA if required.
The AD7226 can be operated single or dual supply resulting
in different performance in some parameters from the output
amplifiers.
D
REV.
–5–
5秒后页面跳转
PCF8574资料解读：主要参数分析、引脚说明
AD637数据手册解读：主要特性、引脚及其功能解读、电气参数
ADUM1201资料手册解读：参数分析、引脚说明、应用分析
一文带你了解压敏电阻器在直流电路中的过压保护作用
微信公众号
抖音公众号
浙公网安备 33010502006866号 浙ICP备10014259号-119
营业执照ICP证
技术参数
数据手册
如果您发现信息不准确，
