Datasheet > AD6458ARS

AD6458ARS

更新时间： 2024-02-05 18:44:37

品牌	Logo	应用领域
亚德诺 - ADI		GSM
页数	文件大小	规格书
12页	270K
描述
GSM 3 V Receiver IF Subsystem

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

AD6458ARS 技术参数

是否Rohs认证：	不符合	生命周期：	Obsolete
零件包装代码：	SSOP	包装说明：	SSOP-20
针数：	20	Reach Compliance Code：	unknown
ECCN代码：	5A991.B	HTS代码：	8542.39.00.01
风险等级：	5.87	JESD-30 代码：	R-PDSO-G20
JESD-609代码：	e0	功能数量：	1
端子数量：	20	最高工作温度：	85 °C
最低工作温度：	-40 °C	封装主体材料：	PLASTIC/EPOXY
封装代码：	SOP	封装等效代码：	SSOP20,.3
封装形状：	RECTANGULAR	封装形式：	SMALL OUTLINE
峰值回流温度（摄氏度）：	NOT SPECIFIED	电源：	3/3.3 V
认证状态：	Not Qualified	子类别：	Other Telecom ICs
最大压摆率：	0.022 mA	标称供电电压：	3.3 V
表面贴装：	YES	技术：	BIPOLAR
电信集成电路类型：	TELECOM CIRCUIT	温度等级：	INDUSTRIAL
端子面层：	Tin/Lead (Sn/Pb)	端子形式：	GULL WING
端子节距：	0.635 mm	端子位置：	DUAL
处于峰值回流温度下的最长时间：	NOT SPECIFIED

AD6458ARS 数据手册

AD6458

I/Q Convention

The VFQO operates from 5 MHz to 50 MHz and is controlled

by the voltage between V_POSand FLTR. In normal operation, a

series RC network, forming the PLL loop filter, is connected

from FLTR to V_POS. The use of an integral sample-hold system

ensures that the frequency-control voltage on pin FLTR re-

mains held during power-down, so reacquisition of the carrier

occurs in less than 80 µs.

The AD6458 is a complete IF receive subsystem. Although not

a requirement for using the AD6458, most applications will use

a high-side LO injection on pin LOIP (Pin 4) of the mixer. The

I and Q convention is such that when a spectrum with I leading

Q is presented to the input of the mixer, and a high-side LO is

presented on pin LOIP, I still leads Q at the baseband output of

the AD6458.

In practice, the probability of a phase mismatch at power-up is

high, so the worst-case linear settling period to full lock needs to

be considered in making filter choices. This is typically < 80 µs

for a quadrature phase error of ±3° at an IF of 13 MHz. Note

that the VFQO always provides quadrature between its own I

and Q outputs, but the phasing between it and the reference

carrier will swing around the final value during the PLL’s set-

tling time.

Phase-Locked Loop

The demodulators are driven by quadrature signals provided by

a variable frequency quadrature oscillator (VFQO), phase-

locked to a reference signal applied to Pin FREF. When this

signal is at the IF, in-phase and quadrature baseband outputs

are generated at the I output (IRXP and IRXN) and Q output

(QRXP and QRXN), respectively. The quadrature accuracy of

this VFQO is typically 2° at 13 MHz. A simplified diagram of

the FREF input is shown in Figure 35.

Bias System

The AD6458 operates from a single supply, V_POS, usually 3.3 V,

at a typical supply current of 9 mA at midgain and T_A= +25°C.

Any voltage from 3.0 V to 3.6 V may be used.

POS

5kΩ

The bias system includes a fast acting active high CMOS-

compatible power-up switch, allowing the part to idle at 1 µA

when disabled. Biasing is generally proportional-to-absolute-

temperature (PTAT) to ensure stable gain with temperature.

Other special biasing techniques are used to ensure very accu-

rate gain, stable over the full temperature range.

20kΩ

FREF

5kΩ

50µA PTAT

Figure 35. Simplified Schematic of the FREF Interface

OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).

20-Lead Plastic SSOP

(RS-20)

0.295 (7.50)

0.271 (6.90)

0.07 (1.78)

0.078 (1.98)

PIN 1

0.066 (1.67)

0.068 (1.73)

0.037 (0.94)

8°

0°

0.0256

(0.65)

BSC

0.022 (0.559)

0.008 (0.203)

0.002 (0.050)

SEATING

PLANE

0.009 (0.229)

0.005 (0.127)

–12–

REV. 0

1...9 10 1112

中文翻译

下载PDF

与AD6458ARS相关器件

型号	品牌	描述	获取价格	数据表
AD6459	ADI	GSM 3 V Receiver IF Subsystem	获取价格
AD6459ARS	ADI	GSM 3 V Receiver IF Subsystem	获取价格
AD6459ARS-REEL	ADI	IC SPECIALTY TELECOM CIRCUIT, PDSO20, PLASTIC, SSOP-20, Telecom IC:Other	获取价格
AD645A	ADI	Low Noise, Low Drift FET Op Amp	获取价格
AD645ACHIPS	ADI	IC OP-AMP, 1000 uV OFFSET-MAX, 2 MHz BAND WIDTH, UUC, DIE, Operational Amplifier	获取价格
AD645AH	ADI	Low Noise, Low Drift FET Op Amp	获取价格
AD645B	ADI	Low Noise, Low Drift FET Op Amp	获取价格
AD645BCHIPS	ADI	IC OP-AMP, 400 uV OFFSET-MAX, 2 MHz BAND WIDTH, UUC, DIE, Operational Amplifier	获取价格
AD645BH	ADI	Low Noise, Low Drift FET Op Amp	获取价格
AD645C	ADI	Low Noise, Low Drift FET Op Amp	获取价格
AD645CCHIPS	ADI	IC OP-AMP, 300 uV OFFSET-MAX, 2 MHz BAND WIDTH, UUC, DIE, Operational Amplifier	获取价格
AD645CH	ADI	Low Noise, Low Drift FET Op Amp	获取价格
AD645J	ADI	Low Noise, Low Drift FET Op Amp	获取价格
AD645JCHIPS	ADI	IC OP-AMP, 1000 uV OFFSET-MAX, 2 MHz BAND WIDTH, UUC, DIE, Operational Amplifier	获取价格
AD645JN	ADI	Low Noise, Low Drift FET Op Amp	获取价格
AD645K	ADI	Low Noise, Low Drift FET Op Amp	获取价格
AD645KCHIPS	ADI	IC OP-AMP, 400 uV OFFSET-MAX, 2 MHz BAND WIDTH, UUC, DIE, Operational Amplifier	获取价格
AD645KN	ADI	Low Noise, Low Drift FET Op Amp	获取价格
AD645S	ADI	Low Noise, Low Drift FET Op Amp	获取价格
AD645SCHIPS	ADI	IC OP-AMP, 1500 uV OFFSET-MAX, 2 MHz BAND WIDTH, UUC, DIE, Operational Amplifier	获取价格

与AD6458ARS相关文章

热敏电阻型号命名规则的深度解析
2024-06-04

11
晶闸管控制角与电压关系专业性解答
2024-06-04

6
平面型VDMOS与超结型VDMOS的雪崩耐量差异及选择指南
2024-06-04

4
快速解读数据手册：HT7533引脚图说明、参数分析、技术特点
2024-06-04

6

产品中心

服务支持

精选活动

关于我们

帮助中心

AD6458ARS

AD6458ARS 技术参数

AD6458ARS 数据手册

与AD6458ARS相关器件

与AD6458ARS相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

AD6458ARS

AD6458ARS 技术参数

AD6458ARS 数据手册

与AD6458ARS相关器件

与AD6458ARS相关文章

您还可以找

您在本页遇到什么问题？