AD574AKPZ

更新时间： 2024-02-11 19:17:01

品牌	Logo	应用领域
亚德诺 - ADI		转换器
页数	文件大小	规格书
12页	383K
描述
暂无描述

阅读下载

中文翻译

获取价格

数据手册
替代型号

如果您发现信息不准确，欢迎纠错

AD574AKPZ 数据手册

AD574A

Note: Due to the large number of options that may be installed

in the PC, the I/O bus loading should be limited to oneSchottky

TTL load. Therefore, a buffer/driver should be used when inter-

facing more than two AD574As to the I/O bus.

8086 Interface

The data mode select pin (12/8) of the AD574A should be con-

nected to V_LOGICto provide a 12-bit data output. To prevent

possible bus contention, a demultiplexed and buffered address/

data bus is recommended. In the cases where the 8-bit short

conversion cycle is not used, A0 should be tied to digital com-

mon. Figure 18 shows a typical 8086 configuration.

Figure 15. Z80—AD574A Interface

Figure 16. Wait State Generator

IBM PC Interface

The AD574A appears in Figure 17 interfaced to the 4 MHz

8088 processor of an IBM PC. Since the device resides in I/O

space, its address is decoded from only the lower ten address

lines and must be gated with AEN (active low) to mask out in-

ternal DMA cycles which use the same I/O address space. This

active low signal is applied to CS. IOR and IOW are used to

initiate the conversion and read, and are gated together to drive

the chip enable, CE. Because the data bus width is limited to

8 bits, the AD574A data resides in two adjacent addresses

selected by A0.

Figure 18. 8086—AD574A with Buffered Bus lnterface

For clock speeds greater than 4 MHz wait state insertion similar

to Figure 16 is recommended to ensure sufficient CE and R/C

pulse duration.

The AD574A can also be interfaced in a stand-alone mode (see

Figure 13). A low going pulse derived from the 8086’s WR sig-

nal logically ORed with a low address decode starts the conver-

sion. At the end of the conversion, STS clocks the data into the

three-state latches.

68000 Interface

The AD574, when configured in the stand-alone mode, will eas-

ily interface to the 4 MHz version of the 68000 microprocessor.

The 68000 R/W signal combined with a low address decode ini-

tiates conversion. The UDS or LDS signal, with the decoded

address, generates the DTACK input to the processor, latching

in the AD574A’s data. Figure 19 illustrates this configuration.

Figure 17. IBM PC—AD574A Interface

REV. B

Figure 19. 68000—AD574A Interface

–11–

1...8 9 101112

中文翻译

下载PDF

AD574AKPZ 替代型号

型号	品牌	替代类型	描述	数据表
AD574AKP	ADI	完全替代	Complete 12-Bit A/D Converter
AD574AKD	ADI	完全替代	Complete 12-Bit A/D Converter

与AD574AKPZ相关器件

型号	品牌	获取价格	描述	数据表
AD574AKPZ-REEL	ADI	获取价格	IC,A/D CONVERTER,SINGLE,12-BIT,BIPOLAR,LLCC,28PIN
AD574AKX	ADI	获取价格	Complete 12-Bit A/D Converter
AD574AL	ADI	获取价格	Complete 12-Bit A/D Converter
AD574ALD	ADI	获取价格	Complete 12-Bit A/D Converter
AD574ALD/+	ROCHESTER	获取价格	1-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, CDIP28, HERMETIC SEALED, SIDE B
AD574ALN	ADI	获取价格	Complete 12-Bit A/D Converter
AD574ALN	ROCHESTER	获取价格	ADC, Successive Approximation, 12-Bit, 1 Func, 1 Channel, Parallel, Word Access, Bipolar,
AD574ALNZ	ADI	获取价格	Complete 12-Bit A/D Converter
AD574ALP	ADI	获取价格	IC,A/D CONVERTER,SINGLE,12-BIT,BIPOLAR,LDCC,28PIN
AD574ALX	ADI	获取价格	Complete 12-Bit A/D Converter

与AD574AKPZ相关文章

压敏电阻器在直流电路中的过压保护应用探讨
2024-06-07

2
电感耐压值及其与电感大小的关系
2024-06-07

5
CNY17F光耦合器：特性、应用、封装、引脚功能及替换型号解析
2024-06-07

4
DS1307资料解析：特性、引脚说明、替代推荐
2024-06-07

3

产品中心

服务支持

精选活动

关于我们

帮助中心

AD574AKPZ

AD574AKPZ 数据手册

AD574AKPZ 替代型号

与AD574AKPZ相关器件

与AD574AKPZ相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

AD574AKPZ

AD574AKPZ 数据手册

AD574AKPZ 替代型号

与AD574AKPZ相关器件

与AD574AKPZ相关文章

您还可以找

您在本页遇到什么问题？