5秒后页面跳转
AD5533B PDF预览

AD5533B

更新时间: 2022-04-23 23:00:11
品牌 Logo 应用领域
亚德诺 - ADI /
页数 文件大小 规格书
16页 354K
描述
32-Channel Precision Infinite Sample-and-Hold

AD5533B 数据手册

 浏览型号AD5533B的Datasheet PDF文件第1页浏览型号AD5533B的Datasheet PDF文件第2页浏览型号AD5533B的Datasheet PDF文件第3页浏览型号AD5533B的Datasheet PDF文件第5页浏览型号AD5533B的Datasheet PDF文件第6页浏览型号AD5533B的Datasheet PDF文件第7页 
AD5533B  
TIMING CHARACTERISTICS  
PARALLEL INTERFACE  
Limit at TMIN, TMAX  
Parameter1, 2  
(B Version)  
Unit  
Conditions/Comments  
t1  
t2  
t3  
t4  
t5  
t6  
0
0
50  
50  
20  
7
ns min  
ns min  
ns min  
ns min  
ns min  
ns min  
CS to WR Setup Time  
CS to WR Hold Time  
CS Pulsewidth Low  
WR Pulsewidth Low  
A4–A0, CAL, OFFS_SEL to WR Setup Time  
A4–A0, CAL, OFFS_SEL to WR Hold Time  
NOTES  
1See Parallel Interface Timing Diagram.  
2Guaranteed by design and characterization, not production tested.  
Specifications subject to change without notice.  
SERIAL INTERFACE  
Limit at TMIN, TMAX  
Parameter1, 2  
(B Version)  
Unit  
Conditions/Comments  
fCLKIN  
t1  
t2  
t3  
t4  
t5  
t6  
t73  
t83  
t9  
20  
20  
20  
15  
50  
10  
5
MHz max  
ns min  
ns min  
ns min  
ns min  
ns min  
ns min  
ns min  
ns max  
ns max  
ns min  
ns min  
SCLK Frequency  
SCLK High Pulsewidth  
SCLK Low Pulsewidth  
SYNC Falling Edge to SCLK Falling Edge Setup Time  
SYNC Low Time  
DIN Setup Time  
DIN Hold Time  
5
SYNC Falling Edge to SCLK Rising Edge Setup Time for Readback  
SCLK Rising Edge to DOUT Valid  
SCLK Falling Edge to DOUT High Impedance  
10th SCLK Falling Edge to SYNC Falling Edge for Readback  
SCLK Falling Edge to SYNC Falling Edge Setup Time for  
Readback  
20  
60  
400  
7
t10  
t11  
4
NOTES  
1See Serial Interface Timing Diagrams.  
2Guaranteed by design and characterization, not production tested.  
3These numbers are measured with the load circuit of Figure 2.  
4SYNC should be taken low while SCLK is low for readback.  
Specifications subject to change without notice.  
PARALLEL INTERFACE TIMING DIAGRAM  
I
200A  
CS  
OL  
TO  
OUTPUT  
PIN  
1.6V  
WR  
C
50pF  
L
I
200A  
OH  
A4–A0, CAL,  
OFFS SEL  
Figure 1. Parallel Write (ISHA Mode Only)  
Figure 2. Load Circuit for DOUT Timing Specifications  
–4–  
REV. A  

与AD5533B相关器件

型号 品牌 描述 获取价格 数据表
AD5533BBC-1 ADI 32-Channel, 14-Bit DAC with Precision Infinite Sample-and-Hold Mode

获取价格

AD5535 ADI 32-Channel, 14-Bit DAC with Full-Scale Output Voltage Programmable from 50 V to 200 V

获取价格

AD5535ABC ADI 32-Channel, 14-Bit DAC with Full-Scale Output Voltage Programmable from 50 V to 200 V

获取价格

AD5535B ADI 32-Channel, 14-Bit DAC with Full-Scale Output Voltage Programmable from 50 V to 200 V

获取价格

AD5535BKBC ADI 32-Channel, 14-Bit DAC with Full-Scale Output Voltage Programmable from 50 V to 200 V

获取价格

AD5535BKBCZ ADI 32-Channel, 14-Bit DAC with Full-Scale Output Voltage Programmable from 50 V to 200 V

获取价格