AD5246
ELECTRICAL CHARACTERISTICS—10 kΩ, 50 kΩ, 100 kΩ VERSIONS
Table 2. VDD = 5 V 1ꢀ0 or 3 V 1ꢀ0; VA = VDD; –4ꢀ°C < TA < +125°C; unless otherwise noted
Parameter
Symbol Conditions
Min Typ1
Max
Unit
DC CHARACTERISTICS—RHEOSTAT MODE
Resistor Differential Nonlinearity2
Resistor Integral Nonlinearity2
Nominal Resistor Tolerance3
Resistance Temperature Coefficient
RWB
R-DNL
R-INL
∆RAB
RWB, VA = No Connect
RWB, VA = No Connect
TA = 25°C
–1
–2
–20
0.1
0.25
+1
+2
+20
LSB
LSB
%
ppm/°C
Ω
∆RAB/∆T Wiper = No Connect
RWB
45
75
150
Code=0x00, VDD = 5 V
Code=0x00, VDD = 2.7 V
150
400
Ω
RESISTOR TERMINALS
Voltage Range4
VB, W
CB
CW
ICM
GND
VDD
V
Capacitance5 B
f = 1 MHz, Measured to GND, Code = 0x40
f = 1 MHz, measured to GND, Code = 0x40
45
60
1
pF
pF
nA
Capacitance5 W
Common-Mode Leakage
DIGITAL INPUTS AND OUTPUTS
Input Logic High
Input Logic Low
Input Logic High
Input Logic Low
Input Current
Input Capacitance5
VIH
VIL
VIH
VIL
IIL
VDD = 5 V
VDD = 5 V
VDD = 3 V
VDD = 3 V
2.4
2.1
V
V
V
V
µA
pF
0.8
0.6
1
VIN = 0 V or 5 V
CIL
5
3
POWER SUPPLIES
Power Supply Range
Supply Current
Power Dissipation6
Power Supply Sensitivity
DYNAMIC CHARACTERISTICS5, 7
Bandwidth –3 dB
Total Harmonic Distortion
VW Settling Time (10 kΩ/50 kΩ/100 kΩ)
Resistor Noise Voltage Density
VDD RANGE
IDD
PDISS
2.7
5.5
8
40
V
µA
µW
VIH = 5 V or VIL = 0 V
VIH = 5 V or VIL = 0 V, VDD = 5 V
VDD = +5 V 10%, Code = Midscale
PSSR
0.01
0.02 %/%
BW
THDW
tS
RAB = 10 kΩ/50 kΩ/100 kΩ, Code = 0x40
VA =1 V rms, f = 1 kHz, RAB = 10 kΩ
VA = 5 V 1 LSB Error Band
600/100/40
0.05
2
kHz
%
µs
eN_WB
RWB = 5 kΩ, RS = 0
9
nV/√Hz
1 Typical specifications represent average readings at +25°C and VDD = 5 V.
2 Resistor position nonlinearity error R-INL is the deviation from an ideal value measured between the maximum resistance and the minimum resistance wiper
positions. R-DNL measures the relative step change from ideal between successive tap positions. Parts are guaranteed monotonic.
3 Code = 0x7F.
4 Resistor terminals A and W have no limitations on polarity with respect to each other.
5 Guaranteed by design and not subject to production test.
6 PDISS is calculated from (IDD × VDD). CMOS logic level inputs result in minimum power dissipation.
7 All dynamic characteristics use VDD = 5 V.
Rev. 0 | Page 4 of 20