AD5241/AD5242
TIMING DIAGRAMS
t8
SDA
SCL
t1
t8
t9
t2
t4
t2
t7
t5
t10
t3
P
S
S
P
t6
Figure 3. Detail Timing Diagram
Data of AD5241/AD5242 is accepted from the I2C bus in the following serial format.
Table 2.
W
R/
A
/B
S
0
1
0
1
1
AD1 AD0
A
RS SD O1 O2
Instruction Byte
X
X
X
A
D7 D6 D5 D4 D3 D2 D1 D0
Data Byte
A
P
Slave Address Byte
where:
S = start condition
P = stop condition
A = acknowledge
X = don’t care
AD1, AD0 = Package pin programmable address bits. Must be matched with the logic states at Pins AD1 and AD0.
W
R/ = Read enable at high and output to SDA. Write enable at low.
A
/B = RDAC subaddress select; 0 for RDAC1 and 1 for RDAC2.
RS = Midscale reset, active high.
SHDN
SD = Shutdown in active high. Same as
except inverse logic.
O1, O2 = Output logic pin latched values
D7, D6, D5, D4, D3, D2, D1, D0 = data bits.
1
9
1
9
1
9
SCL
O
O
2
AD1 AD0
0
0
1
1
1
R/W
A/B RS SD
X
X
X
D7 D6 D5 D4 D3 D2 D1 D0
SDA
1
ACK BY
AD5241
ACK BY
AD5241
ACK BY
AD5241
STOP BY
MASTER
START BY
MASTER
FRAME 1
SLAVE ADDRESS BYTE
FRAME 2
INSTRUCTION BYTE
FRAME 3
DATA BYTE
Figure 4. Writing to the RDAC Serial Register
1
9
1
9
SCL
0
0
AD1 AD0
1
1
1
R/W
D7 D6 D5 D4 D3 D2 D1 D0
NO ACK BY
SDA
ACK BY
AD5241
MASTER
STOP BY
MASTER
START BY
MASTER
FRAME 2
FRAME 1
SLAVE ADDRESS BYTE
DATA BYTE FROM PREVIOUSLY SELECTED
RDAC REGISTER IN WRITE MODE
Figure 5. Reading Data from a Previously Selected RDAC Register in Write Mode
Rev. C | Page ꢁ of 20