MODEL: AD2LC
SCHEMATIC CIRCUITRY & CONNECTION DIAGRAM
PL1 PL2
(POL) (HOLD)
Isolation
STRAIN
GAUGE
+
–
+
–
OUTPUT
10
11
3
Low Drift
Amplifier
INPUT
EXC.
Digital
Computation
Circuit
Low Drift
DC Volt.
Stabilizer
DATA
U(+)
V(–)
7
8
1
2
POWER
9
ITEM
6
+
–
4
5
CONTACT
INPUT (Di)
Base Socket
■ Connection Examples
• OPEN COLLECTOR
• CMOS LEVEL (5V-CMOS)
AD2LC
AD2LC
OUTPUT
OUTPUT
LOAD
COM (
-
)
COM (-)
H : 4.5V or more
L : 0.5V or less
For inductive load, connect
a spark quenching diode at
load side.
26-pin
CONNECTOR
26-pin
CONNECTOR
Max. collector-emitter voltage : 30V DC
Max. collector current : 30mA
Saturation voltage : ≤ 1.1V DC
OUTPUT CONNECTOR (26-pin)
■ BCD OUTPUT
■ BINARY,TWO’S COMPLEMENT OUTPUTS
PIN NO.
ASSIGNMENT
1 × 100
2 × 100
4 × 100
8 × 100
1 × 101
2 × 101
4 × 101
8 × 101
1 × 102
2 × 102
4 × 102
8 × 102
1 × 103
2 × 103
4 × 103
8 × 103
PIN NO.
17
ASSIGNMENT
COM
PIN NO.
ASSIGNMENT
PIN NO.
17
ASSIGNMENT
COM
0
1
2
1
2
B
18
COM
B 1
18
COM
2
3
19
OVF
3
B
19
OVF
3
4
20
POL
4
B
20
POL
4
5
21
DAV
5
B
21
DAV
1
*
1
*
5
6
22
HOLD
6
B
22
HOLD
6
7
23
COM
7
B
23
COM
7
8
24
COM
8
B
24
COM
8
9
25
No connection
No connection
9
B
25
No connection
No connection
9
10
11
12
13
14
15
16
26
10
11
12
13
14
15
16
B
26
B10
B11
B12
B13
B14
B15
*1. HOLD signal is for input, the others are for output.
Note: With the number of bits set to 14 (or 12, 10, 8) with ITEM 20, Pin No. 1 – 14 (or 1 – 12, 1 – 10, 1 – 8) are valid.
AD2LC SPECIFICATIONS
ES-1388 Rev.14 Page 6/7
https://www.m-system.co.jp/