(Typical at T = +25؇C, +5 V dc , +5 V dc , t = 50 ns max unless otherwise noted)
AD261–SPECIFICATIONS
A
SYS
FLD RR
P aram eter
Conditions
Min
Typ
Max
Units
INPUT CHARACT ERIST ICS
T hreshold Voltage
Positive T ransition (VT +
)
+5 V dcSYS = 4.5 V
+5 V dcSYS = 5.5 V
+5 V dcSYS = 4.5 V
+5 V dcSYS = 5.5 V
+5 V dcSYS = 4.5 V
+5 V dcSYS = 5.5 V
2.0
3.0
0.9
1.2
0.4
0.5
2.7
3.2
1.8
2.2
0.9
1.0
5
3.15
4.2
2.2
3.0
1.4
1.5
V
V
V
V
V
V
pF
µA
Negative T ransition (VT –
Hysteresis Voltage (VH)
)
Input Capacitance (CIN
Input Bias Current (IIN
)
)
Per Input
0.5
OUT PUT CHARACT ERIST ICS
Output Voltage1
High Level (VOH
)
+5 V dcSYS = 4.5 V, | IO| = 0.02 mA
+5 V dcSYS = 4.5 V, | IO| = 4 mA
+5 V dcSYS = 4.5 V, | IO| = 0.02 mA
+5 V dcSYS = 4.5 V, | IO| = 4 mA
4.4
3.7
V
V
V
V
Low Level (VOL
)
0.1
0.4
Output T hree-State Leakage Current
ENABLESYS/FLD @ Logic Low/High Level Respectively
0.5
µA
DYNAMIC RESPONSE 1 (Refer to Figure 2)
Max Logic Signal Frequency (fMIN
Waveform Edge Symmetry Error (tERROR
Logic Edge Propagation Delay (tPHL, tPLH
Minimum Pulsewidth (tPWMIN
)
50% Duty Cycle, +5 V dcSYS = 5 V
tPHL vs. tPLH
20
25
MHz
ns
ns
)
±1
14
)
25
)
ns
Max Output Update Delay on Fault or After
Power-Up Reset Interval (≈ 30 µs)2
12
µs
ISOLAT ION BARRIER RAT ING3
Operating Isolation Voltage (VCMV
)
AD261A
AD261B
AD261A
AD261B
375
1250
V rms
V rms
V rms
V rms
V/µs
4
Isolation Rating T est Voltage (VCMV TEST
)
1750
3500
10,000
Transient Immunity (VTRANSIENT
)
Isolation Mode Capacitance (CISO
Capacitive Leakage Current (ILEAD
)
)
Total Capacitance, All Lines
240 V rms @ 60 Hz
9
15
2
pF
µA rms
POWER SUPPLY
Supply Voltage (+5 V dcSYS and +5 V dcFLD
Power Dissipation Capacitance
)
Rated Performance
Operating
Effective, per Input, Either Side
Effective per Output, Either Side—No Load
Each, +5 V dcSYS & FLD
4.5
4.0
5.5
5.75
V dc
V dc
pF
pF
mA
mA
8
28
4
Quiescent Supply Current
Supply Current
All Lines @ 10 MHz (Sum of +5 V dcSYS & FLD
)
18
TEMPERATURE RANGE
Rated Performance (TA)5
–25
–40
+85
+85
°C
°C
Storage (TSTG
)
NOT ES
1For best performance, bypass +5 V dc supplies to com., at or near the device (0.01 µF). +5 V dc supplies are also internally bypassed with 0.05 µF.
2As the supply voltage is applied to either side of the AD261, the internal circuitry will go into a power-up reset mode (all lines disabled) for about 30 µs after the point
where +5 V dcSYS & FLD passes above 3.3 V.
3“Operating” isolation voltage is derived from the Isolation T est Voltage in accordance with such methods as found in VDE-0883 wherein a device will be “hi-pot”
tested at twice the operating voltage, plus one thousand volts. Partial discharge testing, with an acceptance threshold of 80 pC of discharge may be considered the
same as a hi-pot test (but nondestructive).
4Partial Discharge at 80 pC T HLD.
5Supply Current will increase slightly, but otherwise the unit will function within specification to –40°C.
Specifications are subject to change without notice.
REV. 0
–2–