5秒后页面跳转
AD1856RZ-K-REEL7 PDF预览

AD1856RZ-K-REEL7

更新时间: 2024-02-12 10:09:58
品牌 Logo 应用领域
亚德诺 - ADI PC光电二极管转换器
页数 文件大小 规格书
16页 302K
描述
16-Bit PCM Audio D/A Converter

AD1856RZ-K-REEL7 技术参数

生命周期:Active包装说明:,
Reach Compliance Code:unknown风险等级:5.73
转换器类型:D/A CONVERTER位数:16
Base Number Matches:1

AD1856RZ-K-REEL7 数据手册

 浏览型号AD1856RZ-K-REEL7的Datasheet PDF文件第7页浏览型号AD1856RZ-K-REEL7的Datasheet PDF文件第8页浏览型号AD1856RZ-K-REEL7的Datasheet PDF文件第9页浏览型号AD1856RZ-K-REEL7的Datasheet PDF文件第11页浏览型号AD1856RZ-K-REEL7的Datasheet PDF文件第12页浏览型号AD1856RZ-K-REEL7的Datasheet PDF文件第13页 
AD1856  
Data Sheet  
0.100  
0.050  
The automatic test equipment digitizes 4096 samples of the  
output test waveform, incorporating 23 complete cycles of the  
sine wave. A 4096-point FFT is performed on the results of the  
test. Based on the first nine harmonics of the fundamental  
990.5 Hz output wave, the total harmonic distortion of the  
device is calculated. Neither a deglitcher nor an MSB trim is  
used during the THD test.  
0.020  
0.010  
0.005  
–20dB  
The circuit design, layout, and manufacturing techniques used  
in the production of the AD1856 result in excellent THD perfor-  
mance. Figure 5 shows the typical unadjusted THD performance  
of the AD1856 for various amplitudes of a 1 kHz output signal.  
As shown in Figure 5, the AD1856 offers excellent performance,  
even at amplitudes as low as −60 dB. Figure 6 shows the typical  
THD vs. frequency performance.  
FULL SCALE  
0.002  
0.001  
1
100  
1k  
FREQUENCY (Hz)  
10k  
Figure 6. Typical THD vs. Frequency  
10.0  
OPTIONAL MSB ADJUSTMENT  
Use of an optional adjustment circuit allows residual differential  
linearity errors around midscale to be eliminated. These errors  
are especially important when low amplitude signals are being  
reproduced. In these cases, as the signal amplitude decreases,  
the ratio of the midscale differential linearity error to the signal  
amplitude increases and THD increases.  
1.0  
0.1  
16 BITS  
Therefore, for best performance at low output levels, the optional  
MSB adjustment circuitry shown in Figure 7 can be used. This  
circuit allows the differential linearity error at midscale to be  
zeroed out. However, no adjustments are required to meet data  
sheet specifications.  
0.01  
0.001  
–60  
–50  
–40  
–30  
–20  
–10  
0
10  
AMPLITUDE (dB)  
470k  
100kΩ  
200kΩ  
TRIM  
–V  
S
15  
14  
1
Figure 5. Typical Unadjusted THD vs. Amplitude  
MSB ADJ  
Figure 7. Optional MSB Adjustment Circuit  
Rev. C | Page 10 of 16  
 
 
 
 

与AD1856RZ-K-REEL7相关器件

型号 品牌 描述 获取价格 数据表
AD1857 ADI Stereo, Single Supply 16-, 18- and 20-Bit Sigma-Delta DACs

获取价格

AD1857_15 ADI Stereo, Single Supply 16-, 18- and 20-Bit Sigma-Delta DACs

获取价格

AD1857JRS ADI Stereo, Single Supply 16-, 18- and 20-Bit Sigma-Delta DACs

获取价格

AD1857JRSRL ADI Stereo, Single Supply 16-, 18- and 20-Bit Sigma-Delta DACs

获取价格

AD1857JRSZ ADI Stereo, Single Supply 16-, 18- and 20-Bit Sigma-Delta DACs

获取价格

AD1857JRSZRL ADI IC SPECIALTY CONSUMER CIRCUIT, PDSO20, SSOP-20, Consumer IC:Other

获取价格