ACS8947T JAM PLL
ADVANCED COMMS & SENSING
Table 3 Functional Pins (cont...)
FINAL
DATASHEET
Pin No.
Symbol
I/O
Type
Description
35
VCP
VCN
A
Analog
Connection for external loop filter components. This is the differential control voltage
input to the internal VCO and the internal differential charge pump output up to a level of
210 μA.
36
40
A
I
Analog
Connection for external loop filter components. This is the differential control voltage
input to the internal VCO and the internal differential charge pump output up to a level of
210 μA.
RESETB
SYNCP
LVTTL/
LVCMOSU
Schmitt
Trigger
Active low reset signal with pull up and Schmitt type input. Used to apply an active-low
Power-on Reset (POR) signal during system initialization. Should be connected via a
capacitor to ground or, if reset control by a microcontroller is required, via a 3.3 V control
line.
41
42
44
I
I
LVPECL
Differential input (typically 8 kHz) where the SYNC signal on this input is sampled and
resynchronized to the rising edge of the OUT1 clock signal. Paired with pin 42 (SYNCN).
Maximum input frequency is 40 MHz. Will accept LVDS, CML or LVPECL signals when
suitable external biasing components are used. See Input and Output Interface
Terminations.
SYNCN
LVPECL
Differential input (typically 8 kHz) where the SYNC signal on this input is sampled and
resynchronized to the rising edge of the OUT1 clock signal. Paired with pin 41 (SYNCP).
Maximum input frequency is 40 MHz. Will accept LVDS, CML or LVPECL signals when
suitable external biasing components are used. See Input and Output Interface
Terminations.
SYNC_OUT
O
LVTTL/
LVCMOS
A sampled and resynchronized version of the SYNC signal present on SYNCP (pin 41) and
SYNCN (pin 42). The SYNC_OUT signal is synchronized to the rising edge of the output
clock present on OUT1. If the SYNC function is used, the output frequency on OUT1
should be at least double the frequency of the SYNCP/SYNCN input and restricted to a
maximum of 80 MHz. This restriction affects the OUT1 signal only.
45
46
47
48
CFG_IN10
CFG_IN11
CFG_IN8
CFG_IN9
I
I
I
I
LVTTL/
LVCMOSD
Configuration input pin. Connection to this pin is defined by the ACS8947T evaluation
software GUI. See PLL Configuration.
LVTTL/
LVCMOSD
Configuration input pin. Connection to this pin is defined by the ACS8947T evaluation
software GUI. See PLL Configuration.
LVTTL/
LVCMOSD
Configuration input pin. Connection to this pin is defined by the ACS8947T evaluation
software GUI. See PLL Configuration.
LVTTL/
LVCMOSD
Configuration input pin. Connection to this pin is defined by the ACS8947T evaluation
software GUI. See PLL Configuration.
Revision 1.00/September 2007© Semtech Corp.
Page7
www.semtech.com