ACS8947T JAM PLL
ADVANCED COMMS & SENSING
Table 3 Functional Pins (cont...)
FINAL
DATASHEET
Pin No.
Symbol
OUT2N
I/O
Type
Description
5
O
CML or
LVPECL
One of four CML or LVPECL differential outputs, partnered with pin 6. Programmable at
spot frequencies from 1.23 MHz up to 625 MHz. The output frequency is defined by the
configuration pin settings at power up or when RESETB is asserted (logic 0).
See PLL Configuration.
The output is ON when VDD02 is supplied with 3.3 V, or OFF when VDD02 is tied to zero
volts. If VDD02 is connected to 0 V, remove the external biasing resistors.
6
8
OUT2P
OUT3N
O
O
CML or
LVPECL
CML or LVPECL differential output partnered with pin 5. See OUT2_N (pin 5) for more
detail.
CML or
LVPECL
One of four CML or LVPECL differential outputs, partnered with pin 9. Programmable at
spot frequencies from 1.23 MHz up to 625 MHz. The output frequency is defined by the
configuration pin settings at power up or when RESETB is asserted (logic 0).
See PLL Configuration.
The output is ON when VDD03 is supplied with 3.3 V, or OFF when VDD03 is tied to zero
volts. If VDD03 is connected to 0 V, remove the external biasing resistors.
9
OUT3P
OUT4N
O
O
CML or
LVPECL
CML or LVPECL differential output partnered with pin 8. See pin 8 description for more
detail.
11
CML or
LVPECL
One of four CML or LVPECL differential outputs, partnered with pin 12. Programmable at
spot frequencies from 1.23 MHz up to 625 MHz. The output frequency is defined by the
configuration pin settings at power up or when RESETB is asserted (logic 0).
See PLL Configuration.
The output is ON when VDD04 is supplied with 3.3 V, or OFF when VDD04 is tied to zero
volts. If VDD04 is connected to 0 V, remove the external biasing resistors.
12
13
OUT4P
O
O
CML or
LVPECL
CML or LVPECL differential output partnered with pin 11. See pin 11 description for more
detail.
ALARM1_CO0
LVTTL/
LVCMOS
Activity alarm output for the CLK1P/CLK1N input reference clock. Active high; high
indicating clock failure. It is also used to configure the device at power-up, where it is
used as a configuration output pin, that may be connected to CFG_IN[11:0] input pins as
required. See PLL Configuration.
14
ALARM2_CO1
O
LVTTL/
LVCMOS
Activity alarm output for the CLK2P/CLK2N input reference clock. Active high; high
indicating clock failure. It is also used to configure the device at power-up time, where it
is used as a configuration output pin, that may be connected to CFG_IN[11:0] input pins
as required. See PLL Configuration.
15
16
CFG_OUT2
O
O
LVTTL/
LVCMOS
Configuration pin, used in the configuration on power-up of expected input clock
frequency and Resync selection, by connecting to appropriate pin from the CFG_IN[11:0]
pins as required. See PLL Configuration.
ALARMC_CO3
LVTTL/
LVCMOS
Activity alarm output for the currently selected input reference clock. Active high; high
indicating clock failure. It is also used to configure the device at power-up, where it is
used as a configuration output pin that may be connected to CFG_IN[11:0] input pins as
required. See PLL Configuration.
17
LOCKB
O
Analog
Lock detect output. This is a pulse-width modulated output current, with each pulse
typically +10 μA. The output produces a pulse with a width in proportion to the phase
error seen at the internal phase detector. This pin should be connected via an external
parallel capacitor and resistor to ground. The pin voltage will then give an indication of
phase lock: When low, the device is phase locked; when high the device has frequent
large phase errors and so is not phase locked. The value of the RC components used
determines the time and level of consistency required for lock indication. If LOCKB is
disabled by configuration the LOCKB output is held low.
Revision 1.00/September 2007© Semtech Corp.
Page5
www.semtech.com
5秒后页面跳转
MAX6675资料手册参数详解、引脚配置说明
LM258引脚图及功能介绍、主要参数分析
CD4052资料手册参数详解、引脚配置说明
一文带你了解TPS5430资料手册分析：参数介绍、引脚配置说明
微信公众号
抖音公众号
浙公网安备 33010502006866号 浙ICP备10014259号-119
营业执照ICP证
技术参数
数据手册
如果您发现信息不准确，
