5秒后页面跳转
捷配首页

Datasheet > ACS10K
ACS10K PDF预览

ACS10K

更新时间： 2024-01-20 07:32:12
品牌 Logo 应用领域
英特矽尔 - INTERSIL 栅
页数 文件大小 规格书
8页 109K
描述
Radiation Hardened Triple Three-Input NAND Gate

阅读下载

获取价格

ACS10K 技术参数

生命周期：Obsolete包装说明：,
Reach Compliance Code：unknownHTS代码：8542.39.00.01
风险等级：5.5系列：AC
JESD-30 代码：R-CDFP-F14负载电容（CL）：50 pF
逻辑集成电路类型：NAND GATE功能数量：3
输入次数：3端子数量：14
封装主体材料：CERAMIC, METAL-SEALED COFIRED封装形状：RECTANGULAR
封装形式：FLATPACK传播延迟（tpd）：13 ns
认证状态：Not Qualified最大供电电压 (Vsup)：5.5 V
最小供电电压 (Vsup)：4.5 V标称供电电压 (Vsup)：5 V
表面贴装：YES技术：CMOS
端子形式：FLAT端子位置：DUAL
Base Number Matches：1

ACS10K 数据手册

 浏览型号ACS10K的Datasheet PDF文件第2页浏览型号ACS10K的Datasheet PDF文件第3页浏览型号ACS10K的Datasheet PDF文件第4页浏览型号ACS10K的Datasheet PDF文件第5页浏览型号ACS10K的Datasheet PDF文件第6页浏览型号ACS10K的Datasheet PDF文件第7页 
ACS10MS  
Ceramic Metal Seal Flatpack Packages (Flatpack)  
K14.A MIL-STD-1835 CDFP3-F14 (F-2A, CONFIGURATION B)  
14 LEAD CERAMIC METAL SEAL FLATPACK PACKAGE  
A
A
e
INCHES MILLIMETERS  
MIN  
PIN NO. 1  
ID AREA  
SYMBOL  
MAX  
0.115  
0.022  
0.019  
0.009  
0.006  
0.390  
0.260  
0.290  
-
MIN  
1.14  
0.38  
0.38  
0.10  
0.10  
-
MAX  
2.92  
0.56  
0.48  
0.23  
0.15  
9.91  
6.60  
7.11  
-
NOTES  
D
A
b
0.045  
0.015  
0.015  
0.004  
0.004  
-
-
-
-A-  
-B-  
S1  
b1  
c
-
-
b
c1  
D
-
E1  
3
-
M
S
S
M
S
C
S
D
0.004  
Q
H
A - B  
D
0.036  
H
A - B  
E
0.235  
-
5.97  
-
E
E1  
E2  
E3  
e
3
-
-D-  
A
0.125  
0.030  
3.18  
0.76  
-H-  
-C-  
-
-
7
-
L
E2  
L
E3  
E3  
0.050 BSC  
1.27 BSC  
SEATING AND  
BASE PLANE  
c1  
LEAD FINISH  
k
0.008  
0.270  
0.026  
0.005  
-
0.015  
0.370  
0.045  
-
0.20  
6.86  
0.66  
0.13  
-
0.38  
9.40  
1.14  
-
2
-
L
BASE  
METAL  
Q
S1  
M
N
8
6
-
(c)  
b1  
M
0.0015  
0.04  
M
14  
14  
-
(b)  
SECTION A-A  
Rev. 0 5/18/94  
NOTES:  
1. Index area: A notch or a pin one identification mark shall be locat-  
ed adjacent to pin one and shall be located within the shaded  
area shown. The manufacturer’s identification shall not be used  
as a pin one identification mark. Alternately, a tab (dimension k)  
may be used to identify pin one.  
5. N is the maximum number of terminal positions.  
6. Measure dimension S1 at all four corners.  
7. For bottom-brazed lead packages, no organic or polymeric mate-  
rials shall be molded to the bottom of the package to cover the  
leads.  
2. If a pin one identification mark is used in addition to a tab, the lim-  
its of dimension k do not apply.  
8. Dimension Q shall be measured at the point of exit (beyond the  
meniscus) of the lead from the body. Dimension Q minimum  
shall be reduced by 0.0015 inch (0.038mm) maximum when sol-  
der dip lead finish is applied.  
3. This dimension allows for off-center lid, meniscus, and glass overrun.  
4. Dimensions b1 and c1 apply to lead base metal only. Dimension  
M applies to lead plating and finish thickness. The maximum lim-  
its of lead dimensions b and c or M shall be measured at the cen-  
troid of the finished lead surfaces, when solder dip or tin plate  
lead finish is applied.  
9. Dimensioning and tolerancing per ANSI Y14.5M - 1982.  
10. Controlling dimension: INCH.  
All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.  
Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without  
notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate  
and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which  
may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.  
For information regarding Intersil Corporation and its products, see web site http://www.intersil.com  
Sales Office Headquarters  
NORTH AMERICA  
EUROPE  
ASIA  
Intersil Corporation  
Intersil SA  
Mercure Center  
100, Rue de la Fusee  
1130 Brussels, Belgium  
TEL: (32) 2.724.2111  
FAX: (32) 2.724.22.05  
Intersil (Taiwan) Ltd.  
Taiwan Limited  
7F-6, No. 101 Fu Hsing North Road  
Taipei, Taiwan  
Republic of China  
TEL: (886) 2 2716 9310  
FAX: (886) 2 2715 3029  
P. O. Box 883, Mail Stop 53-204  
Melbourne, FL 32902  
TEL: (321) 724-7000  
FAX: (321) 724-7240  
Spec Number 518814  
8
1...5678

下载PDF

与ACS10K相关器件

型号 品牌 描述 获取价格 数据表
ACS10K/SAMPLE RENESAS AC SERIES, TRIPLE 3-INPUT NAND GATE, CDFP14

获取价格
ACS10K/SAMPLE-02 RENESAS AC SERIES, TRIPLE 3-INPUT NAND GATE, CDFP14

获取价格
ACS10KMSR INTERSIL Radiation Hardened Triple Three-Input NAND Gate

获取价格
ACS10KMSR-02 RENESAS AC SERIES, TRIPLE 3-INPUT NAND GATE, CDFP14, METAL SEALED, CERAMIC, DFP-14

获取价格
ACS10MS INTERSIL Radiation Hardened Triple Three-Input NAND Gate

获取价格
ACS110 ETC AC LINE SWITCH

获取价格

与ACS10K相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证