5秒后页面跳转
ACE1501VMT8X PDF预览

ACE1501VMT8X

更新时间: 2024-02-07 12:05:54
品牌 Logo 应用领域
飞兆/仙童 - FAIRCHILD 控制器
页数 文件大小 规格书
33页 1185K
描述
ACE1501 Product Family Arithmetic Controller Engine (ACEx⑩) for Low Power Applications

ACE1501VMT8X 技术参数

是否Rohs认证: 符合生命周期:Obsolete
包装说明:TSSOP, TSSOP8,.25Reach Compliance Code:unknown
风险等级:5.84位大小:8
CPU系列:ACE1502JESD-30 代码:R-PDSO-G8
端子数量:8最高工作温度:125 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装等效代码:TSSOP8,.25
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
电源:1.8/3.6 V认证状态:Not Qualified
RAM(字节):64ROM(单词):1088
ROM可编程性:FLASH速度:1 MHz
子类别:Microcontrollers最大压摆率:1 mA
表面贴装:YES技术:CMOS
温度等级:AUTOMOTIVE端子形式:GULL WING
端子节距:0.635 mm端子位置:DUAL
Base Number Matches:1

ACE1501VMT8X 数据手册

 浏览型号ACE1501VMT8X的Datasheet PDF文件第5页浏览型号ACE1501VMT8X的Datasheet PDF文件第6页浏览型号ACE1501VMT8X的Datasheet PDF文件第7页浏览型号ACE1501VMT8X的Datasheet PDF文件第9页浏览型号ACE1501VMT8X的Datasheet PDF文件第10页浏览型号ACE1501VMT8X的Datasheet PDF文件第11页 
3. Arithmetic Controller Core  
The ACEx microcontroller core is specically designed for low  
cost applications involving bit manipulation, shifting and block  
encryption. It is based on a modied Harvard architecture  
meaning peripheral, I/O, and RAM locations are addressed sep-  
arately from instruction data.  
the overall code efciency of the ACEx microcontroller and  
takes advantage of the exibility found on Von Neumann style  
machines.  
3.1 CPU Registers  
The ACEx microcontroller has ve general-purpose registers.  
These registers are the Accumulator (A), X-Pointer (X), Pro-  
gram Counter (PC), Stack Pointer (SP), and Status Register  
(SR). The X, SP, and SR registers are all memory-mapped.  
The core differs from the traditional Harvard architecture by  
aligning the data and instruction memory sequentially. This  
allows the X-pointer (12-bits) to point to any memory location in  
either segment of the memory map. This modication improves  
Figure 12. Programming Model  
A
7
0
0
0
0
N
8-bit accumulator register  
12-bit X pointer register  
11-bit program counter  
4-bit stack pointer  
X
11  
PC  
SP  
SR  
10  
3
R
0
0
G
Z
C
H
8-bit status register  
NEGATIVE flag  
HALF CARRY flag (from bit 3)  
CARRY flag (from MSB)  
ZERO flag (bit 4)  
GLOBAL INTERRUPT enable  
READY flag (from EEPROM)  
Bit 11 = 1, then the LD A, [00,X] instruction will take a value  
from address range 0x800 to 0xFFF and load it into A.  
3.1.1 Accumulator (A)  
The Accumulator is a general-purpose 8-bit register that is used  
to hold data and results of arithmetic calculations or data manip-  
ulations.  
The X register can also serve as a counter or temporary storage  
register. However, this is true only for the 11-LSBs since the  
th  
12 bit is dedicated for memory space selection.  
3.1.2 X-Pointer (X)  
3.1.3 Program Counter (PC)  
The X-Pointer register allows for a 12-bit indexing value to be  
added to an 8-bit offset creating an effective address used for  
reading and writing between the entire memory space. (Soft-  
ware can only read from code EEPROM.) This provides soft-  
ware with the exibility of storing lookup tables in the code  
EEPROM memory space for the cores accessibility during nor-  
mal operation.  
The 11-bit program counter register contains the address of the  
next instruction to be executed. After a reset, if in normal mode  
the program counter is initialized to 0x800.  
3.1.4 Stack Pointer (SP)  
The ACEx microcontroller has an automatic program stack with  
a 4-bit stack pointer. The stack can be initialized to any location  
between addresses 0x30-0x3F. Normally, the stack pointer is  
initialized by one of the rst instructions in an application pro-  
gram. After a reset, the stack pointer is defaulted to 0xF pointing  
to address 0x3F.  
The ACEx core allows software to access the entire 12-bit X-  
Pointer register using the special X-pointer instructions e.g. LD  
X, #000H. (See Table 8.) However, software may also access  
the register through any of the memory-mapped instructions  
using the XHI (X[11:8]) and XLO (X[7:0]) variables located at  
0xBE and 0xBF, respectively. (See Table 10.)  
The stack is congured as a data structure which decrements  
from high to low memory. Each time a new address is pushed  
onto the stack, the core decrements the stack pointer by two.  
Each time an address is pulled from the stack, the core incre-  
ments the stack pointer is by two. At any given time, the stack  
pointer points to the next free location in the stack.  
The X register is divided into two sections. The 11 least signi-  
cant bits (LSBs) of the register is the address of the program or  
data memory space. The most signicant bit (MSB) of the reg-  
ister is write only and selects between the data (0x000 to  
0x0FF) or program (0x800 to 0xFFF) memory space.  
When a subroutine is called by a jump to subroutine (JSR)  
instruction, the address of the instruction is automatically  
pushed onto the stack least signicant byte rst. When the  
Example: If Bit 11 = 0, then the LD A, [00,X] instruction will take  
a value from address range 0x000 to 0x0FF and load it into A. If  
8
www.fairchildsemi.com  
ACE1501 Product Family Rev. 1.1  

与ACE1501VMT8X相关器件

型号 品牌 描述 获取价格 数据表
ACE1501VMTX FAIRCHILD ACE1501 Product Family Arithmetic Controller

获取价格

ACE1501VMX FAIRCHILD ACE1501 Product Family Arithmetic Controller

获取价格

ACE1501VN FAIRCHILD ACE1501 Product Family Arithmetic Controller

获取价格

ACE1501VN14 FAIRCHILD ACE1501 Product Family Arithmetic Controller

获取价格

ACE1502 FAIRCHILD Arithmetic Controller Engine for Low Power Applications

获取价格

ACE150212FM+H ACE 150KHz,2A, PWM Step-Down DC/DC Converter

获取价格