Datasheet > 存储 > DRAM> A43L2632V-7

A43L2632V-7

更新时间： 2024-01-25 08:10:37

品牌	Logo	应用领域
联笙电子 - AMICC		存储动态存储器
页数	文件大小	规格书
43页	1055K
描述
1M X 32 Bit X 4 Banks Synchronous DRAM

阅读下载

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

A43L2632V-7 技术参数

生命周期：	Contact Manufacturer	包装说明：	,
Reach Compliance Code：	unknown	风险等级：	5.75
Is Samacsys：	N	Base Number Matches：	1

A43L2632V-7 数据手册

A43L2632

Function Truth Table for CKE (Table 2)

Current

State

CKE CKE

RAS

Address

Action

Note

CAS

n-1

INVALID

Exit Self Refresh→ABI after tRC

ILLEGAL

Self

Refresh

ILLEGAL

NOP(Maintain Self Refresh)

INVALID

Exit Power Down→ABI

ILLEGAL

Both

Bank

Precharge

Power

ILLEGAL

Down

ILLEGAL

NOP(Maintain Power Down Mode)

Refer to Table 1

Enter Power Down

ILLEGAL

All

Banks

Idle

ILLEGAL

Row (& Bank ) Active

Enter Self Refresh

OPCODE MRS

NOP

Refer to Operations in Table 1

Begin Clock Suspend next cycle

Exit Clock Suspend next cycle

Maintain clock Suspend

Any State

Other than

Listed

Above

Abbreviations : ABI = All Banks Idle

Note: 6. After CKE’s low to high transition to exit self refresh mode, a minimum of t^RC(min) has to be elapse before issuing a new

command.

7. CKE low to high transition is asynchronous as if it restarts internal clock.

A minimum setup time “tSS + one clock” must be satisfied before any command can be issued other than exit.

8. Power-down and self refresh can be entered only when all the banks are in idle state.

9. Must be a legal command.

PRELIMINARY (January, 2005, Version 0.0)

AMIC Technology, Corp.

1...38 39 404142 43

下载PDF

与A43L2632V-7相关器件

型号	品牌	描述	获取价格	数据表
A43L2632V-75I	AMICC	1M X 16 Bit X 4 Banks Synchronous DRAM	获取价格
A43L2632V-95I	AMICC	1M X 16 Bit X 4 Banks Synchronous DRAM	获取价格
A43L3616	AMICC	2M X 16 Bit X 4 Banks Synchronous DRAM	获取价格
A43L3616AG-6F	AMICC	DRAM	获取价格
A43L3616AG-6UF	AMICC	DRAM	获取价格
A43L3616AG-75F	AMICC	DRAM	获取价格