Datasheet > A43L0616AV-55

A43L0616AV-55

更新时间： 2022-11-25 19:05:05

品牌	Logo	应用领域
联笙电子 - AMICC		动态存储器
页数	文件大小	规格书
45页	1011K
描述
512K X 16 Bit X 2 Banks Synchronous DRAM

阅读下载

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

A43L0616AV-55 数据手册

A43L0616A

Decoupling Capacitance Guide Line

Recommended decoupling capacitance added to power line at board.

Parameter

Symbol

Value

Unit

Decoupling Capacitance between VDD and VSS

Decoupling Capacitance between VDDQ and VSSQ

CDC1

CDC2

0.1 + 0.01

Note: 1. VDD and VDDQ pins are separated each other.

All VDD pins are connected in chip. All VDDQ pins are connected in chip.

2. VSS and VSSQ pins are separated each other

All VSS pins are connected in chip. All VSSQ pins are connected in chip.

DC Electrical Characteristics

(Recommended operating condition unless otherwise noted, TA = 0 to 70°C or -40ºC to +85ºC)

Speed

CAS

Symbol

Parameter

Test Conditions

Unit Notes

Latency

-5.5

-5

-6

-7

Operating Current

(One Bank Active)

Burst Length = 1

Icc1

230 210 190 160

tRC ³ tRC(min), tCC ³ tCC(min), IOL = 0mA

Icc2 P

Precharge Standby

Current in power-

down mode

CKE £ VIL(max), tCC = 15ns

CKL £ VIL(max), tCC = ¥

Icc2 PS

CKE ³ VIH(min), CS ³ VIH(min), tCC = 15ns

ICC2N

Precharge Standby

Current in non

power-down mode

Input signals are changed one time during 30ns

CKE ³ VIH(min), CLK £ VIL(max), tCC = ¥

Input signals are stable.

ICC2NS

ICC3 P

Active Standby

Current in power-

down mode

CKE £ VIL(max), tCC = 15ns

CKE £ VIL(max) tCC = ¥

ICC3 PS

CKE ³ VIH(min), CS ³ VIH(min), tCC = 15ns

Active Standby

current in non

power-down mode

(One Bank Active)

ICC3N

Input signals are changed one time during 30ns

CKE ³ VIH(min), CLK £ VIL(max), tCC = ¥

Input signals are stable.

ICC3NS

ICC4

250 230 210 180

Operating Current

(Burst Mode)

IOL = 0mA, Page Burst

All bank Activated, tCCD = tCCD (min)

180

250 230 210 180

ICC5

ICC6

Refresh Current

tRC ³ tRC (min)

CKE £ 0.2V

Self Refresh

Current

Note: 1. Measured with outputs open. Addresses are changed only one time during tCC(min).

2. Refresh period is 32ms. Addresses are changed only one time during tCC(min).

(May, 2001, Version 1.0)

AMIC Technology, Inc.

1...3 4 567 8 9...45

下载PDF

与A43L0616AV-55相关器件

型号	品牌	描述	获取价格	数据表
A43L0616AV-6	AMICC	512K X 16 Bit X 2 Banks Synchronous DRAM	获取价格
A43L0616AV-6F	AMICC	Synchronous DRAM, 1MX16, 5.5ns, CMOS, PDSO50, TSOP2-50	获取价格
A43L0616AV-7	AMICC	512K X 16 Bit X 2 Banks Synchronous DRAM	获取价格
A43L0616AV-7F	AMICC	暂无描述	获取价格
A43L0616AV-7U	AMICC	512K X 16 Bit X 2 Banks Synchronous DRAM	获取价格
A43L0616B	AMICC	512K X 16 Bit X 2 Banks Synchronous DRAM	获取价格