Datasheet > A43E0632G-75I

A43E0632G-75I

更新时间： 2022-04-25 03:48:45

品牌	Logo	应用领域
联笙电子 - AMICC		动态存储器
页数	文件大小	规格书
42页	502K
描述
1M X 16 Bit X 4 Banks Synchronous DRAM

阅读下载

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

A43E0632G-75I 数据手册

A43L2616B

Simplified Truth Table

Command

CKEn-1 CKEn CS RAS

DQM BA0 A10 A9~A0, Notes

CAS

BA1 /AP

A11

Mode Register Set

Auto Refresh

1,2

OP CODE

Refresh

Entry

Self

Refresh

Exit

Bank Active & Row Addr.

Row Addr.

Read &

Column Addr.

Auto Precharge Disable

Auto Precharge Enable

Auto Precharge Disable

Auto Precharge Enable

Column

Addr.

4,5

Write &

Column

Addr.

Column Addr.

4,5

Burst Stop

Precharge

Bank Selection

Both Banks

Entry

Clock Suspend or

Active Power Down

Exit

Entry

Precharge Power Down Mode

Exit

DQM

No Operation Command

(V = Valid, X = Don’t Care, H = Logic High, L = Logic Low)

Note : 1. OP Code: Operand Code

A0~A11, BA0, BA1: Program keys. (@MRS)

2. MRS can be issued only at both banks precharge state.

A new command can be issued after 2 clock cycle of MRS.

3. Auto refresh functions as same as CBR refresh of DRAM.

The automatical precharge without Row precharge command is meant by “Auto”.

Auto/Self refresh can be issued only at both precharge state.

4. BA0, BA1 : Bank select address.

If both BA1 and BA0 are “Low” at read, write, row active and precharge, bank A is selected.

If both BA1 is “Low” and BA0 is “High” at read, write, row active and precharge, bank B is selected.

If both BA1 is “High” and BA0 is “Low” at read, write, row active and precharge, bank C is selected.

If both BA1 and BA0 are “High” at read, write, row active and precharge, bank D is selected.

If A10/AP is “High” at row precharge, BA1 and BA0 is ignored and all banks are selected.

5. During burst read or write with auto precharge, new read write command cannot be issued.

Another bank read write command can be issued at every burst length.

6. DQM sampled at positive going edge of a CLK masks the data-in at the very CLK (Write DQM latency is 0) but

masks the data-out Hi-Z state after 2 CLK cycles. (Read DQM latency is 2)

(December, 2009, Version 1.3)

AMIC Technology, Corp.

1...6 7 8910 11 12...42

下载PDF

与A43E0632G-75I相关器件

型号	品牌	描述	获取价格	数据表
A43E0632G-95I	AMICC	1M X 16 Bit X 4 Banks Synchronous DRAM	获取价格
A43E0632V-75I	AMICC	1M X 16 Bit X 4 Banks Synchronous DRAM	获取价格
A43E0632V-95I	AMICC	1M X 16 Bit X 4 Banks Synchronous DRAM	获取价格
A43E16161	AMICC	1M X 16 Bit X 2 Banks Low Power Synchronous DRAM	获取价格
A43E16161G-75F	AMICC	Synchronous DRAM, 2MX16, 6ns, CMOS, PBGA54	获取价格
A43E16161G-75UF	AMICC	Synchronous DRAM, 2MX16, 6ns, CMOS, PBGA54	获取价格