Datasheet > 可编程逻辑 > 现场可编程门阵列> A3P600-FGG144Y

A3P600-FGG144Y

更新时间： 2024-11-19 12:41:11

品牌	Logo	应用领域
美高森美 - MICROSEMI		/
页数	文件大小	规格书
220页	10669K
描述
ProASIC3 Flash Family FPGAs with Optional Soft ARM Support

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

A3P600-FGG144Y 技术参数

是否Rohs认证：	符合	生命周期：	Active
包装说明：	LBGA,	Reach Compliance Code：	compliant
HTS代码：	8542.39.00.01	风险等级：	5.81
JESD-30 代码：	S-PBGA-B144	JESD-609代码：	e1
长度：	13 mm	湿度敏感等级：	3
可配置逻辑块数量：	13824	等效关口数量：	600000
端子数量：	144	最高工作温度：	85 °C
最低工作温度：		组织：	13824 CLBS, 600000 GATES
封装主体材料：	PLASTIC/EPOXY	封装代码：	LBGA
封装形状：	SQUARE	封装形式：	GRID ARRAY, LOW PROFILE
峰值回流温度（摄氏度）：	260	可编程逻辑类型：	FIELD PROGRAMMABLE GATE ARRAY
座面最大高度：	1.55 mm	最大供电电压：	1.575 V
最小供电电压：	1.425 V	标称供电电压：	1.5 V
表面贴装：	YES	技术：	CMOS
温度等级：	COMMERCIAL	端子面层：	Tin/Silver/Copper (Sn/Ag/Cu)
端子形式：	BALL	端子节距：	1 mm
端子位置：	BOTTOM	处于峰值回流温度下的最长时间：	30
宽度：	13 mm	Base Number Matches：	1

A3P600-FGG144Y 数据手册

Revision 13

ProASIC3 Flash Family FPGAs

with Optional Soft ARM Support

Advanced I/O

Features and Benefits

•

700 Mbps DDR, LVDS-Capable I/Os (A3P250 and above)

High Capacity

1.5 V, 1.8 V, 2.5 V, and 3.3 V Mixed-Voltage Operation

Wide Range Power Supply Voltage Support per JESD8-B,

Allowing I/Os to Operate from 2.7 V to 3.6 V

•

15 k to 1 M System Gates

Up to 144 kbits of True Dual-Port SRAM

Up to 300 User I/Os

•

Bank-Selectable I/O Voltages—up to 4 Banks per Chip

Single-Ended I/O Standards: LVTTL, LVCMOS 3.3 V /

Reprogrammable Flash Technology

†

2.5 V / 1.8 V / 1.5 V, 3.3 V PCI / 3.3 V PCI-X and LVCMOS

•

130-nm, 7-Layer Metal (6 Copper), Flash-Based CMOS

Process

2.5 V / 5.0 V Input

•

Differential I/O Standards: LVPECL, LVDS, B-LVDS, and

M-LVDS (A3P250 and above)

•

Instant On Level 0 Support

Single-Chip Solution

Retains Programmed Design when Powered Off

•

I/O Registers on Input, Output, and Enable Paths

‡

Hot-Swappable and Cold Sparing I/Os

High Performance

†

Programmable Output Slew Rate and Drive Strength

•

350 MHz System Performance

Weak Pull-Up/-Down

†

3.3 V, 66 MHz 64-Bit PCI

IEEE 1149.1 (JTAG) Boundary Scan Test

Pin-Compatible Packages across the ProASIC3 Family

In-System Programming (ISP) and Security

Clock Conditioning Circuit (CCC) and PLL^†

•

ISP Using On-Chip 128-Bit Advanced Encryption Standard

(AES) Decryption (except ARM -enabled ProASIC 3 devices)

•

Six CCC Blocks, One with an Integrated PLL

Configurable Phase-Shift, Multiply/Divide, Delay Capabilities

and External Feedback

†

via JTAG (IEEE 1532–compliant)

•

FlashLock to Secure FPGA Contents

Low Power

•

Wide Input Frequency Range (1.5 MHz to 350 MHz)

Embedded Memory^†

•

Core Voltage for Low Power

Support for 1.5 V-Only Systems

Low-Impedance Flash Switches

•

1 kbit of FlashROM User Nonvolatile Memory

SRAMs and FIFOs with Variable-Aspect-Ratio 4,608-Bit RAM

†

High-Performance Routing Hierarchy

Blocks (×1, ×2, ×4, ×9, and ×18 organizations)

•

Segmented, Hierarchical Routing and Clock Structure

•

True Dual-Port SRAM (except ×18)

ARM Processor Support in ProASIC3 FPGAs

•

M1 ProASIC3 Devices—ARM Cortex™-M1 Soft Processor

Available with or without Debug

ProASIC3 Devices

Cortex-M1 Devices

System Gates

A3P015

A3P030

A3P060 A3P125

A3P250

A3P400

A3P600

A3P1000

M1A3P250 M1A3P400

M1A3P600 M1A3P1000

15,000

30,000

60,000 125,000

250,000

400,000

600,000

1,000,000

Typical Equivalent Macrocells

VersaTiles (D-flip-flops)

RAM Kbits (1,024 bits)

4,608-Bit Blocks

128

384

–

256

768

–

512

1,536

1,024

3,072

2,048

6,144

–

9,216

–

13,824

108

–

24,576

144

–

FlashROM Kbits

Secure (AES) ISP

–

Yes

Integrated PLL in CCCs

–

VersaNet Globals

I/O Banks

Maximum User I/Os

133

157

194

235

300

Package Pins

QFN

QN68

QN48, QN68,

QN132

CS121

VQ100

TQ144

VQFP

TQFP

PQFP

FBGA

VQ100

TQ144

PQ208

VQ100

PQ208

FG144

FG144 FG144/256

FG144/256/ FG144/256/ FG144/256/

484

Notes:

1. A3P015 is not recommended for new designs.

2. Refer to the Cortex-M1 product brief for more information.

3. AES is not available for Cortex-M1 ProASIC3 devices.

4. Six chip (main) and three quadrant global networks are available for A3P060 and above.

5. The M1A3P250 device does not support this package.

6. For higher densities and support of additional features, refer to the ProASIC3E Flash Family FPGAs datasheet.

† A3P015 and A3P030 devices do not support this feature.

‡ Supported only by A3P015 and A3P030 devices.

January 2013

12 3 4 5 6 7...220

中文翻译

下载PDF

与A3P600-FGG144Y相关器件

型号	品牌	获取价格	描述	数据表
A3P600-FGG144YI	MICROSEMI	获取价格	ProASIC3 Flash Family FPGAs with Optional Soft ARM Support
A3P600-FGG144YPP	MICROSEMI	获取价格	ProASIC3 Flash Family FPGAs with Optional Soft ARM Support
A3P600-FGG256	MICROSEMI	获取价格	Field Programmable Gate Array, 13824 CLBs, 600000 Gates, 350MHz, CMOS, PBGA256, 17 X 17 MM
A3P600-FGG256I	MICROSEMI	获取价格	Field Programmable Gate Array, 13824 CLBs, 600000 Gates, 350MHz, CMOS, PBGA256, 17 X 17 MM
A3P600-FGG256IY	MICROSEMI	获取价格	Field Programmable Gate Array
A3P600-FGG256Y	MICROSEMI	获取价格	FPGA, 13824 CLBS, 600000 GATES, PBGA256, 17 X 17 MM, 1.60 MM HEIGHT, 1 MM PITCH, GREEN, FP
A3P600-FGG484	MICROSEMI	获取价格	Field Programmable Gate Array, 13824 CLBs, 600000 Gates, 350MHz, CMOS, PBGA484, 23 X 23 MM
A3P600-FGG484I	MICROSEMI	获取价格	Field Programmable Gate Array, 13824 CLBs, 600000 Gates, 350MHz, CMOS, PBGA484, 23 X 23 MM
A3P600-FGG484Y	MICROSEMI	获取价格	FPGA, 13824 CLBS, 600000 GATES, PBGA484, 23 X 23 MM, 2.23 MM HEIGHT, 1 MM PITCH, GREEN, FP
A3P600-FPQ144	ACTEL	获取价格	ProASIC3 Flash Family FPGAs

与A3P600-FGG144Y相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

23
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

15
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

45
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

44

产品中心

服务支持

精选活动

关于我们

帮助中心

A3P600-FGG144Y

A3P600-FGG144Y 技术参数

A3P600-FGG144Y 数据手册

与A3P600-FGG144Y相关器件

与A3P600-FGG144Y相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

A3P600-FGG144Y

A3P600-FGG144Y 技术参数

A3P600-FGG144Y 数据手册

与A3P600-FGG144Y相关器件

与A3P600-FGG144Y相关文章

您还可以找

您在本页遇到什么问题？