5秒后页面跳转
A3250LLT-T PDF预览

A3250LLT-T

更新时间: 2024-02-27 10:33:43
品牌 Logo 应用领域
急速微 - ALLEGRO 开关
页数 文件大小 规格书
15页 354K
描述
Field-Programmable, Chopper-Stabilized Unipolar Hall-Effect Switches

A3250LLT-T 数据手册

 浏览型号A3250LLT-T的Datasheet PDF文件第7页浏览型号A3250LLT-T的Datasheet PDF文件第8页浏览型号A3250LLT-T的Datasheet PDF文件第9页浏览型号A3250LLT-T的Datasheet PDF文件第11页浏览型号A3250LLT-T的Datasheet PDF文件第12页浏览型号A3250LLT-T的Datasheet PDF文件第13页 
Field-Programmable, Chopper-Stabilized,  
Unipolar Hall-Effect Switches  
A3250 and  
A3251  
The pulse sequences consist of the following groups of pulses:  
vertently setting the bitfield to 1. Instead, blowing the device-  
level fuse protects the 0 bitfields from being accidentally set in  
the future.  
1. An enable sequence.  
2. A bitfield address sequence.  
When provisionally trying the calibration value, one pulse  
sequence is used, using decimal values. The sequence for setting  
the value 510 is shown in figure 2.  
3. When permanently setting the bitfield, a long VPH fuse-blow-  
ing pulse. (Note: Blown bit fuses cannot be reset.)  
4. When permanently setting the bitfield, the level of VCC must  
be allowed to drop to zero between each pulse sequence, in  
order to clear all registers. However, when provisionally set-  
ting bitfields, VCC must be maintained at VPL between pulse  
sequences, in order to maintain the prior bitfield settings while  
preparing to set additional bitfields.  
When permanently setting values, the bitfields must be set indi-  
vidually, and 510 must be programmed as binary 101. Bit 3 is  
set to 1 (0001002, which is 410), then bit 1 is set to 1 (0000012,  
which is 110). Bit 2 is ignored, and so remains 0.Two pulse  
sequences for permanently setting the calibration value 5 are  
shown in figure 3. The final VPH pulse is maintained for a longer  
period, enough to blow the corresponding bitfield-level fuse.  
Bitfields that are not set are evaluated as zeros. The bitfield-level  
fuses for 0 value bitfields are never blown. This prevents inad-  
V+  
V
PH  
V
PM  
V
PL  
0
Enable  
Address  
Clear  
t
Optional  
Monitoring  
Try 5  
10  
Figure 2. Pulse sequence to provisionally try calibration value 5.  
V+  
V
PH  
V
PM  
V
PL  
0
Address  
Blow  
Enable  
Address  
Blow  
Enable  
Encode 00100 (4  
2
)
Encode 00001 (1  
10  
)
10  
2
t
Figure 3. Pulse sequence to permanently encode calibration value 5 (101 binary, or  
bitfield address 3 and bitfield address 1).  
Allegro MicroSystems, Inc.  
115 Northeast Cutoff, Box 15036  
10  
Worcester, Massachusetts 01615-0036 (508) 853-5000  
www.allegromicro.com  

A3250LLT-T 替代型号

型号 品牌 替代类型 描述 数据表
A3250LLT-T ALLEGRO

当前型号

Field-Programmable, Chopper-Stabilized Unipolar Hall-Effect Switches
A3250LLTTR ALLEGRO

完全替代

Analog Circuit, 1 Func, PSSO3, TO-243AA, SOT-89, 3 PIN
A3250ELTTR ALLEGRO

完全替代

暂无描述
A3250LLTTR-T ALLEGRO

完全替代

Field-Programmable, Chopper-Stabilized Unipolar Hall-Effect Switches

与A3250LLT-T相关器件

型号 品牌 获取价格 描述 数据表
A3250LLTTR ALLEGRO

获取价格

Analog Circuit, 1 Func, PSSO3, TO-243AA, SOT-89, 3 PIN
A3250LLTTR-T ALLEGRO

获取价格

Field-Programmable, Chopper-Stabilized Unipolar Hall-Effect Switches
A3250LUA ALLEGRO

获取价格

Field-Programmable, Chopper-Stabilized Unipolar Hall-Effect Switches
A3250LUA SANKEN

获取价格

Analog Circuit, 1 Func, PSIP3
A3250LUA-LC ALLEGRO

获取价格

Analog Circuit, 1 Func, PSIP3, ULTRA MINI, SIP-3
A3250LUA-T ALLEGRO

获取价格

Field-Programmable, Chopper-Stabilized Unipolar Hall-Effect Switches
A3250LUATL ALLEGRO

获取价格

Field-Programmable, Chopper-Stabilized Unipolar Hall-Effect Switches
A3250LUA-TL ALLEGRO

获取价格

SPECIALTY ANALOG CIRCUIT, PSSO3, SMT-3
A3250LUA-TS ALLEGRO

获取价格

暂无描述
A3251 ALLEGRO

获取价格

Field-Programmable, Chopper-Stabilized Unipolar Hall-Effect Switches