Datasheet > 存储 > 闪存> A29040BL-70UF

A29040BL-70UF

更新时间： 2024-02-09 06:17:29

品牌	Logo	应用领域
联笙电子 - AMICC		闪存存储内存集成电路
页数	文件大小	规格书
29页	388K
描述
512K X 8 Bit CMOS 5.0 Volt-only, Uniform Sector Flash Memory

阅读下载

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

A29040BL-70UF 技术参数

是否无铅：	不含铅	是否Rohs认证：	符合
生命周期：	Contact Manufacturer	零件包装代码：	QFJ
包装说明：	QCCJ, LDCC32,.5X.6	针数：	32
Reach Compliance Code：	unknown	ECCN代码：	EAR99
HTS代码：	8542.32.00.51	风险等级：	5.35
Is Samacsys：	N	最长访问时间：	70 ns
命令用户界面：	YES	数据轮询：	YES
耐久性：	100000 Write/Erase Cycles	JESD-30 代码：	R-PQCC-J32
长度：	13.97 mm	内存密度：	4194304 bit
内存集成电路类型：	FLASH	内存宽度：	8
功能数量：	1	部门数/规模：	8
端子数量：	32	字数：	524288 words
字数代码：	512000	工作模式：	ASYNCHRONOUS
最高工作温度：	85 °C	最低工作温度：	-40 °C
组织：	512KX8	封装主体材料：	PLASTIC/EPOXY
封装代码：	QCCJ	封装等效代码：	LDCC32,.5X.6
封装形状：	RECTANGULAR	封装形式：	CHIP CARRIER
并行/串行：	PARALLEL	峰值回流温度（摄氏度）：	NOT SPECIFIED
电源：	5 V	编程电压：	5 V
认证状态：	Not Qualified	座面最大高度：	3.4 mm
部门规模：	64K	最大待机电流：	0.000005 A
子类别：	Flash Memories	最大压摆率：	0.04 mA
最大供电电压 (Vsup)：	5.5 V	最小供电电压 (Vsup)：	4.5 V
标称供电电压 (Vsup)：	5 V	表面贴装：	YES
技术：	CMOS	温度等级：	INDUSTRIAL
端子形式：	J BEND	端子节距：	1.27 mm
端子位置：	QUAD	处于峰值回流温度下的最长时间：	NOT SPECIFIED
切换位：	YES	类型：	NOR TYPE
宽度：	11.43 mm	Base Number Matches：	1

A29040BL-70UF 数据手册

A29040B Series

system may once again read array data with the same

exception. See "Erase Suspend/Erase Resume Commands"

for more information on this mode.

The system must issue the reset command to re-enable the

device for reading array data if I/O⁵goes high, or while in the

autoselect mode. See the "Reset Command" section, next.

See also "Requirements for Reading Array Data" in the

"Device Bus Operations" section for more information. The

Read Operations table provides the read parameters, and

Read Operation Timings diagram shows the timing diagram.

required to provide further controls or timings. The device

automatically provides internally generated program pulses

and verify the programmed cell margin. The Command

Definitions table shows the address and data requirements

for the byte program command sequence.

When the Embedded Program algorithm is complete, the

device then returns to reading array data and addresses are

no longer latched. The system can determine the status of

the program operation by using I/O⁷or I/O6. See "Write

Operation Status" for information on these status bits.

Any commands written to the device during the Embedded

Program Algorithm are ignored. Programming is allowed in

any sequence and across sector boundaries. A bit cannot be

programmed from a "0" back to a "1 ". Attempting to do so

may halt the operation and set I/O5 to "1", or cause the

Reset Command

Writing the reset command to the device resets the device to

reading array data. Address bits are don't care for this

command. The reset command may be written between the

sequence cycles in an erase command sequence before

erasing begins. This resets the device to reading array data.

Once erasure begins, however, the device ignores reset

commands until the operation is complete.

Polling algorithm to indicate the operation was

Data

successful. However, a succeeding read will show that the

data is still "0". Only erase operations can convert a "0" to a

"1".

The reset command may be written between the sequence

cycles in

program command sequence before

START

programming begins. This resets the device to reading array

data (also applies to programming in Erase Suspend mode).

Once programming begins, however, the device ignores

reset commands until the operation is complete.

The reset command may be written between the sequence

cycles in an autoselect command sequence. Once in the

autoselect mode, the reset command must be written to

return to reading array data (also applies to autoselect

during Erase Suspend).

Write Program

Command

Sequence

If I/O⁵goes high during a program or erase operation, writing

the reset command returns the device to reading array data

(also applies during Erase Suspend).

Data Poll

from System

Embedded

Program

algorithm in

progress

Autoselect Command Sequence

The autoselect command sequence allows the host system

to access the manufacturer and devices codes, and

determine whether or not a sector is protected. The

Command Definitions table shows the address and data

requirements. This method is an alternative to that shown in

the Autoselect Codes (High Voltage Method) table, which is

intended for PROM programmers and requires V^IDon

address bit A9.

Verify Data ?

Yes

The autoselect command sequence is initiated by writing two

unlock cycles, followed by the autoselect command. The

device then enters the autoselect mode, and the system

may read at any address any number of times, without

initiating another command sequence.

A read cycle at address XX00h retrieves the manufacturer

code and another read cycle at XX03h retrieves the

continuation code. A read cycle at address XX01h returns

the device code. A read cycle containing a sector address

(SA) and the address 02h in returns 01h if that sector is

protected, or 00h if it is unprotected. Refer to the Sector

Address tables for valid sector addresses.

Increment Address

Last Address ?

Yes

Programming

Completed

The system must write the reset command to exit the

autoselect mode and return to reading array data.

Note : See the appropriate Command Definitions table for

program command sequence.

Byte Program Command Sequence

Figure 1. Program Operation

Programming is a four-bus-cycle operation. The program

command sequence is initiated by writing two unlock write

cycles, followed by the program set-up command. The

program address and data are written next, which in turn

initiate the Embedded Program algorithm. The system is not

PRELIMINARY

(December, 2004, Version 0.2)

AMIC Technology, Corp.

1...5 6 789 10 11...29

下载PDF

与A29040BL-70UF相关器件

型号	品牌	描述	获取价格	数据表
A29040BL-90	AMICC	512K X 8 Bit CMOS 5.0 Volt-only, Uniform Sector Flash Memory	获取价格
A29040BL-90F	AMICC	512K X 8 Bit CMOS 5.0 Volt-only, Uniform Sector Flash Memory	获取价格
A29040BL-90U	AMICC	512K X 8 Bit CMOS 5.0 Volt-only, Uniform Sector Flash Memory	获取价格
A29040BL-90UF	AMICC	512K X 8 Bit CMOS 5.0 Volt-only, Uniform Sector Flash Memory	获取价格
A29040BV	AMICC	512K X 8 Bit CMOS 5.0 Volt-only, Uniform Sector Flash Memory	获取价格
A29040BV-55	AMICC	512K X 8 Bit CMOS 5.0 Volt-only, Uniform Sector Flash Memory	获取价格

与A29040BL-70UF相关文章

资料手册解读：UC3842参数和管脚说明
2024-05-22

3
一文带你了解无源晶振的负载电容为何要加两颗谐振电容CL1和CL2
2024-05-22

4
玻璃管保险丝与陶瓷管保险丝：区别与替代性探讨
2024-05-22

3
PCF8574资料解读：主要参数分析、引脚说明
2024-05-21

13

产品中心

服务支持

精选活动

关于我们

帮助中心

A29040BL-70UF

A29040BL-70UF 技术参数

A29040BL-70UF 数据手册

与A29040BL-70UF相关器件

与A29040BL-70UF相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

A29040BL-70UF

A29040BL-70UF 技术参数

A29040BL-70UF 数据手册

与A29040BL-70UF相关器件

与A29040BL-70UF相关文章

您还可以找

您在本页遇到什么问题？