5秒后页面跳转
A14100BP-2BG313C PDF预览

A14100BP-2BG313C

更新时间: 2022-12-02 00:53:48
品牌 Logo 应用领域
ACTEL
页数 文件大小 规格书
40页 1250K
描述
Field Programmable Gate Array, 1377 CLBs, 10000 Gates, 150MHz, 1377-Cell, CMOS, PBGA313, PLASTIC, BGA-313

A14100BP-2BG313C 数据手册

 浏览型号A14100BP-2BG313C的Datasheet PDF文件第2页浏览型号A14100BP-2BG313C的Datasheet PDF文件第3页浏览型号A14100BP-2BG313C的Datasheet PDF文件第4页浏览型号A14100BP-2BG313C的Datasheet PDF文件第6页浏览型号A14100BP-2BG313C的Datasheet PDF文件第7页浏览型号A14100BP-2BG313C的Datasheet PDF文件第8页 
Accelerator Series FPGAs: ACT 3 PCI-Compliant Family  
An Array with n Rows and m Columns  
0
1
2
3
4
5
c–1  
c
c+1  
m m+1 m+2 m+3  
Columns  
Rows  
n+1  
Channels  
n+2  
IO IO IO IO IO IO  
Top I/Os  
IO IO IO CLKM  
n+1  
n
IO IO BIN S  
IO IO BIN S  
IO IO BIN S  
S
S
S
S
C
C
C
C
C
C
C
C
S
S
S
S
S
S
S
S
C
C
C
C
C
C
C
C
S
S
S
S
C
C
C
C
S
S
S
S
IO IO  
n
IO IO  
IO IO  
n–1  
n–1  
2
2
IO IO  
IO IO BIN S  
Left I/Os  
1
0
1
0
Right I/Os  
Bottom I/Os  
BIO IO IO IO IO IO  
IO IO IO IO IO IO  
Figure 1 Generalized Floor Plan of ACT 3 Device  
The I/O module output Y is used to bring pad signals into the  
array or to feed the output register back into the array. This  
allows the output register to be used in high-speed state  
machine applications. Side I/O modules have a dedicated  
output segment for Y extending into the routing channels  
above and below (similar to logic modules). Top/Bottom I/O  
modules have no dedicated output segment. Signals coming  
into the chip from the top or bottom are routed using F-fuses  
and LVTs (F-fuses and LVTs are explained in detail in the  
routing section).  
D00  
D01  
OUT  
Y
D10  
D11  
S1  
S0  
I/O Pad Drivers  
All pad drivers are capable of being tri-state. Each buffer  
connects to an associated I/O module with four signals: OE  
(Output Enable), IE (Input Enable), DataOut, and DataIn.  
Special signals used only during programming and test also  
connect to the pad drivers: OUTEN (global output enable),  
INEN (global input enable), and SLEW (individual slew  
selection). See Figure 5.  
A1 B1  
A0 B0  
Figure 2 C-Module Diagram  
preset/clear network (IOPCL). Either preset or clear can be  
selected individually on an I/O-module-by-I/O-module basis.  
5

与A14100BP-2BG313C相关器件

型号 品牌 描述 获取价格 数据表
A14100BP-3RQ208I ACTEL Field Programmable Gate Array, 1377 CLBs, 10000 Gates, 200MHz, 1377-Cell, CMOS, PQFP208, H

获取价格

A14100BP-BG313C ACTEL Field Programmable Gate Array, 1377 CLBs, 10000 Gates, 100MHz, 1377-Cell, CMOS, PBGA313, P

获取价格

A14100B-RQ208C MICROSEMI Field Programmable Gate Array, 100MHz, 1377-Cell, CMOS, PQFP208

获取价格

A14100B-RQ208I MICROSEMI Field Programmable Gate Array, 93.5MHz, 1377-Cell, CMOS, PQFP208

获取价格

A14101000NS RCD Active Delay Line, 1-Func, 10-Tap, True Output, TTL, PDIP14, PLASTIC, DIP-14

获取价格

A1410-1000NS-B RCD Active Delay Line, 1-Func, 10-Tap, Hybrid, PDIP14, DIP-14

获取价格