Datasheet > 9ZXL1550BKLF

9ZXL1550BKLF

更新时间： 2024-02-10 17:55:26

品牌	Logo	应用领域
艾迪悌 - IDT		/
页数	文件大小	规格书
18页	301K
描述
15-output DB1900Z Low-Power Derivative

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

9ZXL1550BKLF 数据手册

15-output DB1900Z Low-Power Derivative

9ZXL1550

DATASHEET

Description

Features/Benefits

The 9ZXL1550 is a DB1900Z derivative buffer utilizing

Low-Power HCSL (LP-HCSL) outputs to increase edge rates

on long traces, reduce board space, and reduce power

consumption more than 50% from the original 9ZX21501. It is

pin-compatible to the 9ZXL1530 and has the output

terminations integrated. It is suitable for PCI-Express

Gen1/2/3 or QPI/UPI applications, and uses a fixed external

feedback to maintain low drift for demanding QPI/UPI

applications.

• LP-HCSL outputs; up to 90% IO power reduction, better

signal integrity over long traces

• Direct connect to 85Ω transmission lines; eliminates 60

termination resistors, saves 103mm area

• Pin compatible to the 9ZXL1530; easy upgrade to reduced

board space

• 64-VFQFPN package; smallest 15 output Z-buffer

• Fixed feedback path: ~ 0ps input-to-output delay

• 9 Selectable SMBus addresses; multiple devices can share

same SMBus segment

Recommended Application

Buffer for Romley, Grantley and Purley Servers

• Separate VDDIO for outputs; allows maximum power

savings

• PLL or bypass mode; PLL can dejitter incoming clock

• 100MHz & 133.33MHz PLL mode; legacy QPI/UPI support

Key Specifications

• Selectable PLL BW; minimizes jitter peaking in downstream

• Cycle-to-cycle jitter: < 50ps

• Output-to-output skew: <75ps

• Input-to-output delay variation: <50ps

• Phase jitter: PCIe Gen3 < 1ps rms

• Phase jitter: QPI 9.6GB/s < 0.2ps rms

PLL's

• Spread spectrum compatible; tracks spreading input clock

for EMI reduction

• SMBus Interface; unused outputs can be disabled

Output Features

• 15 - LP-HCSL Differential Output Pairs w/integrated

terminations (Zo = 85)

Block Diagram

FBOUT_NC

Z-PLL

(SS Compatible)

DIF_IN

DIF_IN#

DIF(14:0)

HIBW_BYPM_LOBW#

100M_133M#

CKPWRGD/PD#

SMB_A0_tri

Logic

SMB_A1_tri

SMBDAT

SMBCLK

9ZXL1550 REVISION E 11/20/15

12 3 4 5 6 7...18

中文翻译

下载PDF

与9ZXL1550BKLF相关器件

型号	品牌	获取价格	描述	数据表
9ZXL1550BKLFT	IDT	获取价格	15-output DB1900Z Low-Power Derivative
9ZXL1550D	RENESAS	获取价格	15-Output DB1900ZL PCIe Zero-Delay/Fanout Clock Buffer
9ZXL1550DKILF	IDT	获取价格	15-Output DB1900Z Derivative for PCIe Gen1â
9ZXL1550DKILFT	IDT	获取价格	15-Output DB1900Z Derivative for PCIe Gen1â
9ZXL1930	IDT	获取价格	19-OUTPUT DB1900Z LOW-POWER DERIVATIVE
9ZXL1930	RENESAS	获取价格	19-output DB1900Z Low-Power Derivative
9ZXL1930_15	IDT	获取价格	19-OUTPUT DB1900Z LOW-POWER DERIVATIVE
9ZXL1930BKLF	IDT	获取价格	19-OUTPUT DB1900Z LOW-POWER DERIVATIVE
9ZXL1930BKLFT	IDT	获取价格	19-OUTPUT DB1900Z LOW-POWER DERIVATIVE
9ZXL1930D	IDT	获取价格	19-Output DB1900Z Derivative for PCIe Gen1â