9FGP204
Frequency Timing Generator for Peripherals
Truth Table 1: VttPwr_GD/PD# and OE_96
VttPwr_GD/PD#
OE_96
Pin 5
Clocks
Pin 40
0
0
1
1
0
1
0
1
All clocks are powered down
All clocks are powered down
All clocks are enabled except DOT96SS
*All clocks are enabled including DOT96SS
*Assuming DOT96 Output Enable from SMBus Byte2 Bit0 sets to enable (default)
Truth Table 2: VttPwr_GD/PD# and OE_CPU
VttPwr_GD/PD#
OE_CPU
Pin 6
Clocks
Pin 40
0
0
1
1
0
1
0
1
All clocks are powered down
All clocks are powered down
All clocks are enabled except CPUCLK
*All clocks are enabled including CPUCLK
*Assuming CPUCLK Output Enable from SMBus Byte2 Bit1 sets to enable (default)
Table 1: CPU Spread and Frequency Selection
CPU
CPU
CPU
CPU
SS_EN
CPU
MHz
Down
Spread %
FS2
Byte 0
FS1
Byte 0
FS0
Byte 0
Byte 0
Bit 3
0
Bit 2
0
Bit 1
0
Bit 0
0
266.67
133.33
200.00
166.67
333.33
100.00
400.00
200.00
266.67
133.33
200.00
166.67
333.33
100.00
400.00
200.00
0%
0%
0
0
0
1
0
0
1
0
0%
0
0
1
1
0%
0
1
0
0
0%
0
1
0
1
0%
0
1
1
0
0%
0
1
1
1
0%
1
0.5%
0.5%
0.5%
0.5%
0.5%
0.5%
0.5%
0.5%
0
0
0
1
0
0
1
1
0
1
0
1
0
1
1
1
1
0
0
1
1
0
1
1
1
1
0
1
1
1
1
IDT® Frequency Timing Generator for Peripherals
1604B—08/29/11
5