9FGL02 DATASHEET
Pin Configuration
24 23 22 21 20 19
XIN/CLKIN_25 1
X2 2
DIF1#
DIF1
18
17
16
15
14
9FGL02xx
ePAD is
GND
VDDXTAL3.3 3
vSADR/REF3.3 4
VDDA3.3
GNDA
DIF0#
GNDREF
GNDDIG
5
6
13 DIF0
7
8
9 10 11 12
24-pin VFQFPN, 4x4 mm, 0.5mm pitch
^ prefix indicates internal 120KOhm pull up resistor
v prefix indicates internal 120KOhm pull down resistor
SMBus Address Selection Table
+
Read/Write Bit
SADR
0
1
Address
1101000
1101010
x
x
State of SADR on first application
of CKPWRGD_PD#
Power Management Table
DIF
True O/P Comp. O/P
SMBus
OE bit
REF
CKPWRGD_PD#
Low1
Running
Disabled1
Disabled1
Low1
Running
Disabled1
Disabled1 Disabled4
Hi-Z2
Running
0
1
1
1
X
1
1
0
Running
1. The output state is set by B11[1:0] (Low/Low default)
2. REF is Hi-Z until the 1st assertion of CKPWRGD_PD# high. After
this, when CKPWRG_PD# is low, REF is disabled unless
Byte3[5]=1, in which case REF is running..
3. Input polarities defined at default values for 9FGLxx41/xx51.
4. See SMBus description for Byte 3, bit 4
Power Connections
Pin Number
Description
VDD
3
7
11,20
16
GND
5,24
6
10,21,25
15
XTAL, REF
Digital Power
DIF outputs
PLL Analog
2-OUTPUT 3.3V PCIE CLOCK GENERATOR
2
OCTOBER 18, 2016