5秒后页面跳转
9ERS3165BGILFT PDF预览

9ERS3165BGILFT

更新时间: 2024-01-05 18:18:51
品牌 Logo 应用领域
艾迪悌 - IDT 时钟
页数 文件大小 规格书
27页 423K
描述
Embedded 64-Pin Industrial Temperature Range CK505 Compatible Clock

9ERS3165BGILFT 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Obsolete零件包装代码:VFQFPN
包装说明:,针数:64
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.81
JESD-609代码:e3湿度敏感等级:3
峰值回流温度(摄氏度):260技术:CMOS
端子面层:Matte Tin (Sn)处于峰值回流温度下的最长时间:NOT SPECIFIED
uPs/uCs/外围集成电路类型:CLOCK GENERATOR, PROCESSOR SPECIFICBase Number Matches:1

9ERS3165BGILFT 数据手册

 浏览型号9ERS3165BGILFT的Datasheet PDF文件第3页浏览型号9ERS3165BGILFT的Datasheet PDF文件第4页浏览型号9ERS3165BGILFT的Datasheet PDF文件第5页浏览型号9ERS3165BGILFT的Datasheet PDF文件第7页浏览型号9ERS3165BGILFT的Datasheet PDF文件第8页浏览型号9ERS3165BGILFT的Datasheet PDF文件第9页 
ICS9ERS3165  
Embedded 64-Pin Industrial Temperature Range CK505 Compatible Clock  
MLF Pin Description  
Pin# Pin Name  
TYPE DESCRIPTION  
1
2
3
4
GNDREF  
X2  
PWR Ground pin for crystal oscillator circuit  
OUT Crystal output, nominally 14.318MHz.  
IN Crystal input, Nominally 14.318MHz.  
X1  
VDDREF  
PWR Power pin for the REF outputs, 3.3V nominal.  
3.3V 14.318MHz reference clock/3.3V tolerant low threshold input for CPU frequency  
selection. Refer to input electrical characteristics for Vil_FS and Vih_FS values/  
5
I/O  
REF/FSLC/TEST_SEL  
TEST_SEL: 3-level latched input to enable test mode. Refer to Test Clarification  
Table.  
I/O Data pin for SMBus circuitry, 5V tolerant.  
IN Clock pin of SMBus circuitry, 5V tolerant.  
6
7
SDATA  
SCLK  
3.3V PCI clock output or Clock Request control A for either SRC0 or SRC2 pair  
The power-up default is PCI0 output, but this pin may also be used as a Clock  
Request control of SRC pair 0 or SRC pair 2 via SMBus. Before configuring this pin  
as a Clock Request Pin, the PCI output must first be disabled in byte 2, bit 0 of  
SMBus address space . After the PCI output is disabled (high-Z), the pin can then be  
set to serve as a Clock Request pin for either SRC pair 2 or pair 0 using the  
CR#_A_EN bit located in byte 5 of SMBUs address space.  
8
PCI0/CR#_A  
I/O  
Byte 5, bit 7  
0 = PCI0 enabled (default)  
1= CR#_A enabled.  
Byte 5, bit 6 controls whether CR#_A controls SRC0 or SRC2 pair  
Byte 5, bit 6  
0 = CR#_A controls SRC0 pair (default),  
1= CR#_A controls SRC2 pair  
9
VDDPCI  
PWR Power supply pin for the PCI outputs, 3.3V nominal  
3.3V PCI clock output/Clock Request control B for either SRC1 or SRC4 pair  
The power-up default is PCI1 output, but this pin may also be used as a Clock  
Request control of SRC pair 1 or SRC pair 4 via SMBus. Before configuring this pin  
as a Clock Request Pin, the PCI output must first be disabled in byte 2, bit 1 of  
SMBus address space . After the PCI output is disabled (high-Z), the pin can then be  
set to serve as a Clock Request pin for either SRC pair 1 or pair 4 using the  
CR#_B_EN bit located in byte 5 of SMBUs address space.  
10 PCI1/CR#_B  
I/O  
Byte 5, bit 5  
0 = PCI1 enabled (default)  
1= CR#_B enabled.  
Byte 5, bit 4 controls whether CR#_B controls SRC1 or SRC4 pair  
Byte 5, bit 4  
0 = CR#_B controls SRC1 pair (default)  
1= CR#_B controls SRC4 pair  
3.3V PCI clock output / Trusted Mode Enable (TME) Latched Input. This pin is  
sampled on power-up as follows  
11 PCI2/TME  
I/O 0 = Overclocking of CPU and SRC Allowed  
1 = Overclocking of CPU and SRC NOT allowed  
After being sampled on power-up, this pin becomes a 3.3V PCI Output  
OUT 3.3V PCI clock output.  
12 PCI3  
3.3V PCI clock output / 27MH mode select for pin24, 25 strap. On powerup, the logic  
I/O value on this pin determines the power-up default of DOT_96/SRC0 and  
13 PCI4/27_SEL  
27MHz/SRC1 output and the function table for the pin24 and pin25.  
Free running PCI clock output and ITP/SRC8 enable strap. This output is not  
affected by the state of the PCI_STOP# pin. On powerup, the state of this pin  
I/O determines whether pins 53 and 54 are an ITP or SRC pair.  
0 =SRC8/SRC8#  
14 PCI5_F/ITP_EN  
1 = ITP/ITP#  
PWR Ground for PCI clocks.  
15 GNDPCI  
16 VDD48  
PWR Power supply for USB clock, nominal 3.3V.  
Fixed 48MHz USB clock output. 3.3V./ 3.3V tolerant input for CPU frequency  
17 USB48M/FSLA  
I/O  
selection. Refer to input electrical characteristics for Vil_FS and Vih_FS values.  
18 GND48  
PWR Ground pin for the 48MHz outputs.  
19 VDDI/O96MHz  
PWR 1.05V to 3.3V from external power supply  
True clock of SRC or DOT96. The power-up default function depends on  
20 DOT96T/SRCT_LR0  
21 DOT96C/SRCC_LR0  
OUT  
27_Select,1= SRC0, 0=DOT96  
Complement clock of SRC or DOT96. The power-up default function depends on  
OUT  
27_Select,1= SRC0, 0=DOT96  
22 GND  
23 VDD  
PWR Ground pin for the DOT96 clocks.  
PWR Power supply for SRC / SE1 and SE2 clocks, 3.3V nominal.  
IDT® Embedded 64-Pin Industrial Temperature Range CK505 Compatible Clock  
1613C—02/08/12  
6

与9ERS3165BGILFT相关器件

型号 品牌 描述 获取价格 数据表
9ERS3165BKILF IDT Embedded 64-Pin Industrial Temperature Range CK505 Compatible Clock

获取价格

9ERS3165BKILFT IDT Embedded 64-Pin Industrial Temperature Range CK505 Compatible Clock

获取价格

9EX21501A IDT 15 Output PCIe G2/QPI Differential Buffer with 2:1 Input Mux

获取价格

9EX21501AKILF IDT 15 Output PCIe G2/QPI Differential Buffer with 2:1 Input Mux

获取价格

9EX21501AKILFT IDT 15 Output PCIe G2/QPI Differential Buffer with 2:1 Input Mux

获取价格

9EX21501AKLF IDT 15 Output PCIe G2/QPI Differential Buffer with 2:1 Input Mux

获取价格