5秒后页面跳转
9ERS3165BGILFT PDF预览

9ERS3165BGILFT

更新时间: 2024-02-19 06:34:34
品牌 Logo 应用领域
艾迪悌 - IDT 时钟
页数 文件大小 规格书
27页 423K
描述
Embedded 64-Pin Industrial Temperature Range CK505 Compatible Clock

9ERS3165BGILFT 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Obsolete零件包装代码:VFQFPN
包装说明:,针数:64
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.81
JESD-609代码:e3湿度敏感等级:3
峰值回流温度(摄氏度):260技术:CMOS
端子面层:Matte Tin (Sn)处于峰值回流温度下的最长时间:NOT SPECIFIED
uPs/uCs/外围集成电路类型:CLOCK GENERATOR, PROCESSOR SPECIFICBase Number Matches:1

9ERS3165BGILFT 数据手册

 浏览型号9ERS3165BGILFT的Datasheet PDF文件第1页浏览型号9ERS3165BGILFT的Datasheet PDF文件第2页浏览型号9ERS3165BGILFT的Datasheet PDF文件第4页浏览型号9ERS3165BGILFT的Datasheet PDF文件第5页浏览型号9ERS3165BGILFT的Datasheet PDF文件第6页浏览型号9ERS3165BGILFT的Datasheet PDF文件第7页 
ICS9ERS3165  
Embedded 64-Pin Industrial Temperature Range CK505 Compatible Clock  
TSSOP Pin Description (continued)  
TYPE  
PIN #  
PIN NAME  
DESCRIPTION  
Single-ended 3.3V 27MHz fix clock output / True clock of differential SRC1 or LCD  
clock pair / Single ended 3.3V peripheral clock output. The default output selection  
is determined by the SEL_27 default latch value. See below:  
27_SEL=0  
: LCD100 with -0.5% down spread is selected as default. LCD100 spread  
17 27FIX/LCDT/SRCT_LR1/SE1  
OUT  
percentage can be adjusted OR output can be changed to SRC or 3.3V single-ended  
peripheral clock output via SMBUs B1b[4:1].  
27_SEL=1: Single-ended 27FIX output is selected.  
Single-ended 3.3V 27MHz fix clock output / Complementary clock of differential  
SRC1 or LCD clock pair / Single ended 3.3V peripheral clock output. The default  
output selection is determined by the SEL_27 default latch value. See below:  
27_SEL=0  
: LCD100 with -0.5% down spread is selected as default. LCD100 spread  
18 27SS/LCDC/SRCC_LR1/SE2  
OUT  
percentage can be adjusted OR output can be changed to SRC or 3.3V single-ended  
peripheral clock output via SMBUs B1b[4:1].  
27_SEL=1  
: Single-ended 27SS output is selected with -0.5% down spread as  
default. Spread percentage can be adjusted via SMBus B1b[4:1].  
19 GND  
PWR Ground pin for SRC / SE1 and SE2 clocks, PLL3.  
PWR 1.05V to 3.3V from external power supply  
OUT True clock of differential SRC/SATA clock pair.  
OUT Complement clock of differential SRC/SATA clock pair.  
PWR Ground pin for SRC clocks.  
20 VDDPLL3I/O  
21 SRCT_LR2/SATACLKT  
22 SRCC_LR2/SATACLKC  
23 GNDSRC  
True clock of differential SRC clock pair/ Clock Request control C for either SRC0 or  
SRC2 pair  
The power-up default is SRCCLK3 output, but this pin may also be used as a Clock  
Request control of SRC pair 0 or SRC pair 2 via SMBus. Before configuring this pin  
as a Clock Request Pin, the SRC3 output must first be disabled in byte 4, bit 7 of  
SMBus address space . After the SRC3 output is disabled, the pin can then be set to  
serve as a Clock Request pin for either SRC pair 2 or pair 0 using the CR#_C_EN bit  
I/O located in byte 5 of SMBUs address space.  
Byte 5, bit 3  
24 SRCT_LR3/CR#_C  
0 = SRC3 enabled (default)  
1= CR#_C enabled.  
Byte 5, bit 2 controls whether CR#_C controls SRC0 or SRC2 pair  
Byte 5, bit 2  
0 = CR#_C controls SRC0 pair (default),  
1= CR#_C controls SRC2 pair  
Complementary clock of differential SRC clock pair/ Clock Request control D for  
either SRC1 or SRC4 pair  
The power-up default is SRCCLK3 output, but this pin may also be used as a Clock  
Request control of SRC pair 1 or SRC pair 4 via SMBus. Before configuring this pin  
as a Clock Request Pin, the SRC3 output must first be disabled in byte 4, bit 7 of  
SMBus address space . After the SRC3 output is disabled, the pin can then be set to  
serve as a Clock Request pin for either SRC pair 1 or pair 4 using the CR#_D_EN bit  
I/O located in byte 5 of SMBUs address space.  
Byte 5, bit 1  
25 SRCC_LR3/CR#_D  
0 = SRC3 enabled (default)  
1= CR#_D enabled.  
Byte 5, bit 0 controls whether CR#_D controls SRC1 or SRC4 pair  
Byte 5, bit 0  
0 = CR#_D controls SRC1 pair (default),  
1= CR#_D controls SRC4 pair  
26 VDDSRCI/O  
27 SRCT_LR4  
28 SRCC_LR4  
29 GNDSRC  
PWR 1.05V to 3.3V from external power supply  
I/O True clock of differential SRC clock pair 4  
I/O Complement clock of differential SRC clock pair 4  
PWR Ground pin for SRC clocks.  
30 SRCT_LR9  
31 SRCC_LR9  
OUT True clock of differential SRC clock pair.  
OUT Complement clock of differential SRC clock pair.  
SRC11 complement /Clock Request control for SRC9 pair  
The power-up default is SRC11#, but this pin may also be used as a Clock Request  
control of SRC9 via SMBus. Before configuring this pin as a Clock Request Pin, the  
SRC11 output pair must first be disabled in byte 3, bit 7 of SMBus configuration  
I/O space After the SRC11 output is disabled (high-Z), the pin can then be set to serve  
as a Clock Request for SRC9 pair using byte 6, bit 5 of SMBus configuration space  
Byte 6, bit 5  
32 SRCC_LR11/CR#_G  
0 = SRC11# enabled (default)  
1= CR#_G controls SRC9  
IDT® Embedded 64-Pin Industrial Temperature Range CK505 Compatible Clock  
1613C—02/08/12  
3

与9ERS3165BGILFT相关器件

型号 品牌 描述 获取价格 数据表
9ERS3165BKILF IDT Embedded 64-Pin Industrial Temperature Range CK505 Compatible Clock

获取价格

9ERS3165BKILFT IDT Embedded 64-Pin Industrial Temperature Range CK505 Compatible Clock

获取价格

9EX21501A IDT 15 Output PCIe G2/QPI Differential Buffer with 2:1 Input Mux

获取价格

9EX21501AKILF IDT 15 Output PCIe G2/QPI Differential Buffer with 2:1 Input Mux

获取价格

9EX21501AKILFT IDT 15 Output PCIe G2/QPI Differential Buffer with 2:1 Input Mux

获取价格

9EX21501AKLF IDT 15 Output PCIe G2/QPI Differential Buffer with 2:1 Input Mux

获取价格