5秒后页面跳转

Datasheet > 9DBL06P1BxxxKILFT

9DBL06P1BxxxKILFT PDF预览

9DBL06P1BxxxKILFT

更新时间： 2022-02-26 10:15:19

品牌	Logo	应用领域
艾迪悌 - IDT		PC
页数	文件大小	规格书
19页	307K
描述
6-output 3.3V PCIe Zero-Delay Buffer

阅读下载

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

9DBL06P1BxxxKILFT 数据手册

浏览型号9DBL06P1BxxxKILFT的Datasheet PDF文件第2页

浏览型号9DBL06P1BxxxKILFT的Datasheet PDF文件第3页

浏览型号9DBL06P1BxxxKILFT的Datasheet PDF文件第4页

浏览型号9DBL06P1BxxxKILFT的Datasheet PDF文件第5页

浏览型号9DBL06P1BxxxKILFT的Datasheet PDF文件第6页

浏览型号9DBL06P1BxxxKILFT的Datasheet PDF文件第7页

6-output 3.3V PCIe Zero-Delay

Buffer

9DBL0641 / 9DBL0651

DATASHEET

Description

Features/Benefits

The 9DBL0641 / 9DBL0651 devices are 3.3V members of

IDT's Full-Featured PCIe family. The 9DBL06 supports PCIe

Gen1-4 Common Clocked (CC) and PCIe Separate

Reference Independent Spread (SRIS) systems. It offers a

choice of integrated output terminations providing direct

connection to 85Ω or 100Ω transmission lines. The

9DBL06P1 can be factory programmed with a user-defined

power up default SMBus configuration.

• Direct connection to 100 (xx41) or 85 (xx51)

transmission lines; saves 24 resistors compared to

standard PCIe devices

• 149mW typical power consumption (PLL mode@3.3V);

eliminates thermal concerns

• VDDIO allows 30% power savings at optional 1.05V;

maximum power savings

• SMBus-selectable features allows optimization to customer

requirements:

Recommended Application

PCIe Gen1-4 clock distribution for Riser Cards, Storage,

Networking, JBOD, Communications, Access Points

– control input polarity

– control input pull up/downs

– slew rate for each output

Output Features

• 6 – 1-200 MHz Low-Power (LP) HCSL DIF pairs

• 9DBL0641 default ZOUT = 100

– differential output amplitude

– output impedance for each output

– 50, 100, 125MHz operating frequency

• 9DBL0651 default ZOUT = 85

• 9DBL06P1 factory programmable defaults

• Customer defined SMBus power up default can be

programmed into P1 device; allows exact optimization to

customer requirements

Key Specifications

• OE# pins; support DIF power management

• PCIe Gen1-2-3-4 CC compliant in ZDB mode

• PCIe Gen2 SRIS compliant in ZDB mode

• Supports PCIe Gen2-3 SRIS in fan-out mode

• DIF cycle-to-cycle jitter <50ps

• DIF output-to-output skew < 50ps

• Bypass mode additive phase jitter is 0 ps typical rms for

PCIe

• HCSL-compatible differential input; can be driven by

common clock sources

• Spread Spectrum tolerant; allows reduction of EMI

• Pin/SMBus selectable PLL bandwidth and PLL Bypass;

minimize phase jitter for each application

• Outputs blocked until PLL is locked; clean system start-up

• Device contains default configuration; SMBus interface not

required for device operation

• Bypass mode additive phase jitter 160fs rms typ. @

156.25M (1.5M to 10M)

• Three selectable SMBus addresses; multiple devices can

easily share an SMBus segment

• Space saving 40-pin 5x5mm VFQFPN; minimal board

space

Block Diagram

Note: Default resistors are internal on xx41/xx51 devices. P1 devices have programmable default impedances on an output-by-output basis.

9DBL0641 / 9DBL0651 FEBRUARY 8, 2017

1

©2017 Integrated Device Technology, Inc.

12 3 4 5 6 7...19

下载PDF

与9DBL06P1BxxxKILFT相关器件

型号	品牌	描述	获取价格	数据表
9DBL0741	RENESAS	7-Output 3.3V PCIe Fanout Clock Buffer	获取价格
9DBL0751	RENESAS	7-Output 3.3V PCIe Fanout Clock Buffer	获取价格
9DBL08	IDT	8-output 3.3V PCIe Zero-Delay Buffer	获取价格
9DBL0841	IDT	8-output 3.3V PCIe Zero-Delay Buffer	获取价格
9DBL0841	RENESAS	8-Output 3.3V PCIe Zero-Delay/Fanout Clock Buffer	获取价格
9DBL0841BKILF	IDT	8-output 3.3V PCIe Zero-Delay Buffer	获取价格

与9DBL06P1BxxxKILFT相关文章

热门产品

PCB打样/小批量

BOM智能配单

精选活动

PCBA打样特惠

四六层板品质升级

铝基板品质升级

一体化电子制造

服务支持

关于捷配

帮助中心

全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号

微信公众号

捷配网-微信公众号

抖音公众号

资质认证：

合作快递：

支付方式：

Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司

浙公网安备 33010502006866号浙ICP备10014259号-119 营业执照 ICP证