5秒后页面跳转
9DB233 PDF预览

9DB233

更新时间: 2023-12-20 18:45:51
品牌 Logo 应用领域
瑞萨 - RENESAS PC
页数 文件大小 规格书
18页 370K
描述
2-output 3.3 V PCIe Gen1-2-3 Zero Delay / Fanout Buffer

9DB233 数据手册

 浏览型号9DB233的Datasheet PDF文件第4页浏览型号9DB233的Datasheet PDF文件第5页浏览型号9DB233的Datasheet PDF文件第6页浏览型号9DB233的Datasheet PDF文件第8页浏览型号9DB233的Datasheet PDF文件第9页浏览型号9DB233的Datasheet PDF文件第10页 
9DB233  
TWO OUTPUT DIFFERENTIAL BUFFER FOR PCIE GEN3  
Electrical Characteristics–PCIe Phase Jitter Parameters  
TA = TCOM or TIND; Supply Voltage VDD = 3.3 V +/-5%  
PARAMETER  
SYMBOL  
tjphPCIeG1  
CONDITIONS  
PCIe Gen 1  
MIN  
TYP  
34  
MAX  
86  
UNITS Notes  
ps (p-p) 1,2,3  
PCIe Gen 2 Lo Band  
10kHz < f < 1.5MHz  
PCIe Gen 2 High Band  
1.5MHz < f < Nyquist (50MHz)  
PCIe Gen 3  
ps  
(rms)  
ps  
(rms)  
1
2
3
3.1  
1
1,2  
tjphPCIeG2  
Phase Jitter, PLL Mode  
1,2  
ps  
tjphPCIeG3  
tjphPCIeG1  
1
2
1,2,4  
(rms)  
(PLL BW of 2-4MHz, CDR = 10MHz)  
PCIe Gen 1  
5
ps (p-p) 1,2,3  
PCIe Gen 2 Lo Band  
10kHz < f < 1.5MHz  
PCIe Gen 2 High Band  
1.5MHz < f < Nyquist (50MHz)  
PCIe Gen 3  
ps  
(rms)  
ps  
(rms)  
0.2  
0.3  
1,2  
Additive Phase Jitter,  
Bypass Mode  
tjphPCIeG2  
0.2  
0.2  
0.1  
0.1  
1,2  
ps  
tjphPCIeG3  
1,2,4  
(rms)  
(PLL BW of 2-4MHz, CDR = 10MHz)  
1 Applies to all outputs.  
2 See http://www.pcisig.com for complete specs  
3 Sample size of at least 100K cycles. This figures extrapolates to 108ps pk-pk @ 1M cycles for a BER of 1-12.  
4 Subject to final ratification by PCI SIG.  
IDT® TWO OUTPUT DIFFERENTIAL BUFFER FOR PCIE GEN3  
7
9DB233  
OCTOBER 20, 2016  

与9DB233相关器件

型号 品牌 描述 获取价格 数据表
9DB233AFILF IDT Two Output Differential Buffer for PCIe Gen3

获取价格

9DB233AFILFT IDT Two Output Differential Buffer for PCIe Gen3

获取价格

9DB233AFLF IDT Two Output Differential Buffer for PCIe Gen3

获取价格

9DB233AFLFT IDT Two Output Differential Buffer for PCIe Gen3

获取价格

9DB233AGILF IDT Two Output Differential Buffer for PCIe Gen3

获取价格

9DB233AGILFT IDT Two Output Differential Buffer for PCIe Gen3

获取价格