5秒后页面跳转
91309YGT PDF预览

91309YGT

更新时间: 2024-02-22 00:07:59
品牌 Logo 应用领域
艾迪悌 - IDT 驱动逻辑集成电路
页数 文件大小 规格书
11页 290K
描述
PLL Based Clock Driver

91309YGT 技术参数

生命周期:ActiveReach Compliance Code:compliant
风险等级:5.68逻辑集成电路类型:PLL BASED CLOCK DRIVER
Base Number Matches:1

91309YGT 数据手册

 浏览型号91309YGT的Datasheet PDF文件第1页浏览型号91309YGT的Datasheet PDF文件第3页浏览型号91309YGT的Datasheet PDF文件第4页浏览型号91309YGT的Datasheet PDF文件第5页浏览型号91309YGT的Datasheet PDF文件第6页浏览型号91309YGT的Datasheet PDF文件第7页 
Pin Descriptions  
PIN # PIN NAME  
PIN TYPE DESCRIPTION  
REF1  
1
IN  
Input reference frequency, 5V tolerant input  
CLKA12  
2
OUT  
OUT  
PWR  
PWR  
OUT  
OUT  
IN  
Buffered clock output, Bank A  
Buffered clock output, Bank A  
Power Supply  
CLKA22  
3
4, 13 VDD  
5, 12 GND  
Ground  
CLKB12  
6
Buffered clock output, Bank B  
Buffered clock output, Bank B  
Function select input, bit 2  
Function select input, bit 1  
Buffered clock output, Bank B  
Buffered clock output, Bank B  
Buffered clock output, Bank A  
Buffered clock output, Bank A  
Buffered clock output, internal feedback  
CLKB22  
7
FS23  
8
FS13  
9
IN  
CLKB32  
10  
OUT  
OUT  
OUT  
OUT  
OUT  
CLKB42  
11  
CLKA32  
14  
CLKA42  
15  
CLKOUT2  
16  
Notes:  
1. Weak pull-down  
2. Weak pull-down on all outputs  
3. Weak pull-ups on these inputs  
0093H—12/09/08  
2

与91309YGT相关器件

型号 品牌 获取价格 描述 数据表
91309YMLFT IDT

获取价格

PLL Based Clock Driver, 91309 Series, 4 True Output(s), 0 Inverted Output(s), PDSO8, 0.150
91309YMT IDT

获取价格

PLL Based Clock Driver
9130R thru 9149R MACOM

获取价格

9100 Series Capacitors Working Voltage > 100V
91310-01M COOPER

获取价格

Analog Circuit
91310-01M-1 COOPER

获取价格

Analog Circuit
91310-05M COOPER

获取价格

Analog Circuit
91315-01M-1 COOPER

获取价格

Analog Circuit
91315-01M-2 COOPER

获取价格

Analog Circuit
91315-01P-1 COOPER

获取价格

Analog Circuit
91315-05M COOPER

获取价格

Analog Circuit