5秒后页面跳转
8N4S270BC-1074CDI PDF预览

8N4S270BC-1074CDI

更新时间: 2024-01-24 16:20:05
品牌 Logo 应用领域
艾迪悌 - IDT 机械输出元件振荡器
页数 文件大小 规格书
18页 606K
描述
LVDS Output Clock Oscillator

8N4S270BC-1074CDI 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:ActiveReach Compliance Code:compliant
风险等级:5.71其他特性:ENABLE/DISABLE FUNCTION; DIFFERENTIAL OUTPUT; TRAY
最长下降时间:0.45 ns频率调整-机械:NO
频率稳定性:100%JESD-609代码:e3
安装特点:SURFACE MOUNT标称工作频率:100 MHz
最高工作温度:85 °C最低工作温度:-40 °C
振荡器类型:LVDS物理尺寸:7.0mm x 5.0mm x 1.55mm
最长上升时间:0.45 ns最大供电电压:2.625 V
最小供电电压:2.375 V标称供电电压:2.5 V
表面贴装:YES最大对称度:53/47 %
端子面层:Matte Tin (Sn)Base Number Matches:1

8N4S270BC-1074CDI 数据手册

 浏览型号8N4S270BC-1074CDI的Datasheet PDF文件第1页浏览型号8N4S270BC-1074CDI的Datasheet PDF文件第2页浏览型号8N4S270BC-1074CDI的Datasheet PDF文件第4页浏览型号8N4S270BC-1074CDI的Datasheet PDF文件第5页浏览型号8N4S270BC-1074CDI的Datasheet PDF文件第6页浏览型号8N4S270BC-1074CDI的Datasheet PDF文件第7页 
IDT8N4S270 Data Sheet  
LVDS FREQUENCY-PROGRAMMABLE CRYSTAL OSCILLATOR  
Principles of Operation  
Frequency Configuration  
The block diagram consists of the internal 3rd overtone crystal and  
oscillator which provide the reference clock fXTAL of either  
An order code is assigned to each frequency configuration  
programmed by the factory (default frequencies). For more  
information on the available default frequencies and order codes,  
please see the Ordering Information section in this document. For  
available order codes, see the FemtoClock NG Ceramic-Package XO  
and VCXO Ordering Product Information document.  
114.285MHz or 100MHz. The PLL includes the FemtoClock NG  
VCO along with the Pre-divider (P), the feedback divider (M) and the  
post divider (N). The P, M, and N dividers determine the output fre-  
quency based on the fXTAL reference. The feedback divider is frac-  
For more information on programming capabilities of the device for  
custom frequency and pull-range configurations, see the FemtoClock  
NG Ceramic 5x7 Module Programming Guide.  
tional supporting a huge number of output frequencies. The  
configuration of the feedback divider to integer-only values results in  
an improved output phase noise characteristics at the expense of  
the range of output frequencies. Internal registers are used to hold  
one factory pre-set P, M, and N configuration setting. The P, M, and  
N frequency configuration supports an output frequency range from  
15.476MHz to 866.67MHz and from 975MHz to 1,300MHz.  
.
1
Table 3B. Output Frequency Range  
15.476MHz to 866.67MHz  
975MHz to 1,300MHz  
The devices use the fractional feedback divider with a delta-sigma  
modulator for noise shaping and robust frequency synthesis  
capability. The relatively high reference frequency minimizes phase  
noise generated by frequency multiplication and allows more efficient  
shaping of noise by the delta-sigma modulator.  
1.  
Supported output frequency range. The output frequency can  
be programmed to any frequency in this range and to a precision of  
218Hz or better.  
The output frequency is determined by the 2-bit pre-divider (P), the  
feedback divider (M) and the 7-bit post divider (N). The feedback  
divider (M) consists of both a 7-bit integer portion (MINT) and an  
18-bit fractional portion (MFRAC) and provides the means for  
high-resolution frequency generation. The output frequency fOUT is  
calculated by:  
1
P N  
MFRAC + 0.5  
------------  
-------------------------------------  
f
= f  
MINT +  
OUT  
XTAL  
18  
2
IDT8N4S270CCD REVISION A AUGUST 31, 2012  
3
©2012 Integrated Device Technology, Inc.  

与8N4S270BC-1074CDI相关器件

型号 品牌 描述 获取价格 数据表
8N4S270BC-1141CD8 IDT LVDS Output Clock Oscillator

获取价格

8N4S270BC-1147CD IDT LVDS Output Clock Oscillator

获取价格

8N4S270BG-0000CDI8 IDT Quad-Frequency Programmable XO

获取价格

8N4S270EC-1078CD IDT LVDS Output Clock Oscillator

获取价格

8N4S270EC-1078CDI IDT LVDS Output Clock Oscillator

获取价格

8N4S270EC-1086CD8 IDT LVDS Output Clock Oscillator

获取价格