8XC51FX
Normally EA/V is held at logic high until just be-
PP
fore ALE/PROG is to be pulsed. Then EA/V
PROGRAMMING THE EPROM/OTP
is
raised to V , ALE/PROG is pulsed low, and then
PP
To be programmed, the part must be running with a
4 to 6 MHz oscillator. (The reason the oscillator
needs to be running is that the internal bus is being
used to transfer address and program data to appro-
priate internal EPROM locations.) The address of an
EPROM location to be programmed is applied to
Port 1 and pins P2.0 - P2.4 of Port 2, while the code
byte to be programmed into that location is applied
to Port 0. The other Port 2 and 3 pins, RST PSEN,
PP
EA/V is returned to a valid high voltage. The volt-
PP
age on the EA/V pin must be at the valid EA/V
PP
PP
high level before a verify is attempted. Waveforms
and detailed timing specifications are shown in later
sections of this data sheet.
NOTE:
EA/V pin must not be allowed to go above the
PP
maximum specified V level for any amount of
#
and EA/V should be held at the ‘‘Program’’ levels
PP
PP
indicated in Table 4. ALE/PROG is pulsed low to
program the code byte into the addressed EPROM
location. The setup is shown in Figure 10.
time. Even a narrow glitch above that voltage lev-
el can cause permanent damage to the device.
The V source should be well regulated and free
PP
of glitches.
Table 4. EPROM Programming Modes
ALE/
EA/
Mode
RST
PSEN
P2.6
P2.7
P3.3
P3.6
P3.7
PROG
V
PP
Program Code Data
Verify Code Data
H
H
H
L
L
L
ß
H
12.75V
H
L
L
L
H
L
H
L
H
H
L
H
H
H
Program Encryption
Array Address 0–3FH
ß
12.75V
H
H
Program Lock
Bits
Bit 1
Bit 2
Bit 3
H
H
H
H
L
L
L
L
ß
ß
ß
H
12.75V
12.75V
12.75V
H
H
H
H
L
H
H
L
H
H
H
L
H
L
H
L
L
L
H
L
Read Signature Byte
L
272322–20
*See Table 4 for proper input on these pins
Figure 10. Programming the EPROM
16