5秒后页面跳转
874003BG-05LFT PDF预览

874003BG-05LFT

更新时间: 2024-02-16 19:23:32
品牌 Logo 应用领域
艾迪悌 - IDT 衰减器PC
页数 文件大小 规格书
18页 803K
描述
PCI EXPRESS™ JITTER ATTENUATOR

874003BG-05LFT 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Lifetime Buy零件包装代码:TSSOP
包装说明:6.50 X 4.40 MM, 0.925 MM HEIGHT, ROHS COMPLIANT, MO-153, TSSOP-20针数:20
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.44
系列:5V输入调节:STANDARD
JESD-30 代码:R-PDSO-G20JESD-609代码:e3
长度:6.5 mm逻辑集成电路类型:PLL BASED CLOCK DRIVER
湿度敏感等级:1功能数量:1
反相输出次数:3端子数量:20
实输出次数:3最高工作温度:70 °C
最低工作温度:封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装形状:RECTANGULAR
封装形式:SMALL OUTLINE峰值回流温度(摄氏度):260
认证状态:Not QualifiedSame Edge Skew-Max(tskwd):0.145 ns
座面最大高度:1.2 mm最大供电电压 (Vsup):3.465 V
最小供电电压 (Vsup):3.135 V标称供电电压 (Vsup):3.3 V
表面贴装:YES温度等级:COMMERCIAL
端子面层:Matte Tin (Sn) - annealed端子形式:GULL WING
端子节距:0.65 mm端子位置:DUAL
处于峰值回流温度下的最长时间:30宽度:4.4 mm
最小 fmax:98 MHzBase Number Matches:1

874003BG-05LFT 数据手册

 浏览型号874003BG-05LFT的Datasheet PDF文件第1页浏览型号874003BG-05LFT的Datasheet PDF文件第2页浏览型号874003BG-05LFT的Datasheet PDF文件第4页浏览型号874003BG-05LFT的Datasheet PDF文件第5页浏览型号874003BG-05LFT的Datasheet PDF文件第6页浏览型号874003BG-05LFT的Datasheet PDF文件第7页 
ICS874003-05  
PCI EXPRESS™ JITTER ATTENUATOR  
Table 1. Pin Descriptions  
Number  
1, 20  
Name  
QA1, nQA1  
VDDO  
Type  
Description  
Output  
Power  
Bank A differential output pair. LVDS interface levels.  
Output supply pins.  
2, 19  
3, 4  
5
QA0, nQA0  
Output  
Bank A differential output pair. LVDS interface levels.  
Active HIGH Master Reset. When logic HIGH, the internal dividers are reset  
causing the true outputs (nQx) to go low and the inverted outputs (Qx) to go  
high. When logic LOW, the internal dividers and the outputs are enabled.  
LVCMOS/LVTTL interface levels.  
MR  
Input  
Pulldown  
6,  
9,  
16  
F_SEL0,  
F_SEL1,  
F_SEL2  
Frequency select pin for QAx/nQAx and QB0/nQB0 outputs.  
LVCMOS/LVTTL interface levels.  
Input  
Pulldown  
7
8
nc  
Unused  
Power  
Power  
No connect.  
VDDA  
VDD  
Analog supply pin.  
Core supply pin.  
10  
Output enable pin for QA pins. When HIGH, the QAx/nQAx outputs are active.  
When LOW, the QAx/nQAx outputs are in a high-impedance state.  
LVCMOS/LVTTL interface levels.  
11  
OEA  
Input  
Pullup  
12  
13  
14  
CLK  
nCLK  
GND  
Input  
Input  
Pulldown  
Pullup  
Non-inverting differential clock input.  
Inverting differential clock input.  
Power supply ground.  
Power  
Output enable pin for QB0 pins. When HIGH, the QB0/nQB0 outputs are active.  
When LOW, the QB0/nQB0 outputs are in a high-impedance state.  
LVCMOS/LVTTL interface levels.  
15  
OEB  
Input  
Pullup  
17, 18  
nQB0, QB0  
Output  
Bank B differential output pair. LVDS interface levels.  
NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.  
Table 2. Pin Characteristics  
Symbol  
CIN  
Parameter  
Test Conditions  
Minimum  
Typical  
Maximum  
Units  
pF  
Input Capacitance  
Input Pullup Resistor  
4
RPULLUP  
51  
51  
k  
RPULLDOWN Input Pulldown Resistor  
kΩ  
Table 3. Output Enable Function Table  
Inputs  
Outputs  
QA[0:1], nQA[0:1]  
OEA  
OEB  
0
QB0, nQB0  
High Impedance  
Enabled  
0
High Impedance  
Enabled  
1 (default)  
1 (default)  
IDT™ / ICS™ PCI EXPRESS™ JITTER ATTENUATOR  
3
ICS874003BG-05 REV. A APRIL 15, 2009  

与874003BG-05LFT相关器件

型号 品牌 描述 获取价格 数据表
874003DG-02 IDT PLL Based Clock Driver, 874003 Series, 3 True Output(s), 0 Inverted Output(s), PDSO20, 6.5

获取价格

874003DG-02T IDT PLL Based Clock Driver, 874003 Series, 3 True Output(s), 0 Inverted Output(s), PDSO20, 6.5

获取价格

874004AG IDT Clock Driver, 874004 Series, 4 True Output(s), 0 Inverted Output(s), PDSO24, 4.40 X 7.80 M

获取价格

874004AGT IDT Clock Driver, 874004 Series, 4 True Output(s), 0 Inverted Output(s), PDSO24, 4.40 X 7.80 M

获取价格

874005AG IDT PLL Based Clock Driver, 874005 Series, 5 True Output(s), 0 Inverted Output(s), PDSO24, 4.4

获取价格

874005AG-04LF IDT PCI EXPRESS™ JITTER ATTENUATOR

获取价格