5秒后页面跳转
874004AG PDF预览

874004AG

更新时间: 2024-01-29 12:05:25
品牌 Logo 应用领域
艾迪悌 - IDT 驱动光电二极管逻辑集成电路
页数 文件大小 规格书
10页 562K
描述
Clock Driver, 874004 Series, 4 True Output(s), 0 Inverted Output(s), PDSO24, 4.40 X 7.80 MM, 0.92 MM HEIGHT, MO-153, TSSOP-24

874004AG 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:TSSOP包装说明:4.40 X 7.80 MM, 0.92 MM HEIGHT, MO-153, TSSOP-24
针数:24Reach Compliance Code:not_compliant
ECCN代码:EAR99HTS代码:8542.39.00.01
风险等级:5.92系列:874004
输入调节:DIFFERENTIALJESD-30 代码:R-PDSO-G24
JESD-609代码:e0长度:7.8 mm
逻辑集成电路类型:CLOCK DRIVER湿度敏感等级:1
功能数量:1反相输出次数:
端子数量:24实输出次数:4
最高工作温度:70 °C最低工作温度:
输出特性:3-STATE封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH峰值回流温度(摄氏度):240
认证状态:Not Qualified座面最大高度:1.2 mm
最大供电电压 (Vsup):3.465 V最小供电电压 (Vsup):3.135 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
温度等级:COMMERCIAL端子面层:Tin/Lead (Sn85Pb15)
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL处于峰值回流温度下的最长时间:30
宽度:4.4 mm最小 fmax:98 MHz
Base Number Matches:1

874004AG 数据手册

 浏览型号874004AG的Datasheet PDF文件第2页浏览型号874004AG的Datasheet PDF文件第3页浏览型号874004AG的Datasheet PDF文件第4页浏览型号874004AG的Datasheet PDF文件第5页浏览型号874004AG的Datasheet PDF文件第6页浏览型号874004AG的Datasheet PDF文件第7页 
PRELIMINARY  
ICS874004  
Integrated  
Circuit  
Systems, Inc.  
PCI EXPRESS  
J
ITTER  
ATTENUATOR  
GENERAL DESCRIPTION  
Features  
The ICS874004 is a high performance Differential- (4) Differential LVDS output pairs  
ICS  
to-LVDS Jitter Attenuator designed for use in PCI  
(1) Differential clock input  
HiPerClockS™  
Express™ systems. In some PCI Express™  
systems, such as those found in desktop PCs, the  
PCI Express™ clocks are generated from a low  
CLK and nCLK supports the following input types: LVPECL,  
LVDS, LVHSTL, SSTL, HCSL  
bandwidth, highphase noise PLL frequency synthesizer.In these  
systems, a jitter attenuator may be required to attenuate high  
frequency random and deterministic jitter components from the  
PLL synthesizer and from the system board. The ICS874004  
has 3 PLL bandwidth modes: 200KHz, 400KHz, and 800KHz.  
200KHz mode will provide maximum jitter attenuation, but with  
higher PLL tracking skew and spread spectrum modulation from  
the motherboard synthesizer may be attenuated. 400KHz  
provides an intermediate bandwidth that can easily track  
triangular spread profiles, while providing good jitter attenuation.  
800KHz bandwidth provides the best tracking skew and will pass  
most spread profiles, but the jitter attenuation will not be as good  
as the lower bandwidth modes. Because some 2.5 Gb serdes  
have x20 multipliers while others have than x25 multipliers, the  
874004 can be set for 1:1 mode or 5/4 multiplication mode (i.e.  
100MHz input/125MHz output) using the F_SEL pin.  
Output frequency range: 98MHz - 160MHz  
Input frequency range: 98MHz - 128MHz  
VCO range: 490MHz - 640MHz  
Cycle-to-cycle jitter: 50ps (maximum) design target  
3.3V operating supply  
3 bandwidth modes allow the system designer to make jitter  
attenuation/tracking skew design trade-offs  
0°C to 70°C ambient operating temperature  
PLL BANDWIDTH  
The ICS874004 uses ICS 3rd Generation FemtoClockTM PLL  
technology to achieve the lowest possible phase noise. The  
device is packaged in a 24 Lead TSSOP package, making it  
ideal for use in space constrained applications such as PCI  
Express™ add-in cards.  
BW_SEL  
0 = PLL Bandwidth: ~200KHz  
Float = PLL Bandwidth: ~400KHz (Default)  
1 = PLL Bandwidth: ~800KHz  
BLOCK DIAGRAM  
PIN ASSIGNMENT  
PU  
OEA  
nQA0  
nQB0  
QB0  
1
24  
23  
22  
21  
20  
19  
18  
17  
16  
15  
14  
13  
QA0  
PD  
2
3
4
5
6
7
8
9
VDDO  
QA1  
F_SEL  
QA0  
VDDO  
nQA1  
QB1  
nQB1  
nFB_IN  
FB_IN  
Float  
BW_SEL  
0 = ~200KHz  
0 ÷5  
(default)  
FB_OUT  
nFB_OUT  
MR  
BW_SEL  
VDDA  
nQA0  
QA1  
Float = ~400KHz  
1 = ~800KHz  
1
÷4  
nQA1  
PD  
CLK  
OEB  
GND  
nCLK  
CLK  
Phase  
Detector  
VCO  
10  
11  
12  
F_SEL  
VDD  
PU  
PD  
nCLK  
FB_IN  
490-640MHz  
QB0  
OEA  
nQB0  
PU  
nFB_IN  
ICS874004  
QB1  
24-LeadTSSOP  
nQB1  
FB_OUT  
4.40mm x 7.8mm x 0.92mm  
package body  
÷5  
G Package  
Top View  
nFB_OUT  
PD  
PU  
MR  
OEB  
The Preliminary Information presented herein represents a product in prototyping or pre-production.The noted characteristics are based on initial  
product characterization. Integrated Circuit Systems, Incorporated (ICS) reserves the right to change any circuitry or specifications without notice.  
874004AG  
www.icst.com/products/hiperclocks.html  
REV. A FEBRUARY 2, 2005  
1

与874004AG相关器件

型号 品牌 描述 获取价格 数据表
874004AGT IDT Clock Driver, 874004 Series, 4 True Output(s), 0 Inverted Output(s), PDSO24, 4.40 X 7.80 M

获取价格

874005AG IDT PLL Based Clock Driver, 874005 Series, 5 True Output(s), 0 Inverted Output(s), PDSO24, 4.4

获取价格

874005AG-04LF IDT PCI EXPRESS™ JITTER ATTENUATOR

获取价格

874005AG-04LFT IDT PCI EXPRESS™ JITTER ATTENUATOR

获取价格

874005AGT IDT PLL Based Clock Driver, 874005 Series, 5 True Output(s), 0 Inverted Output(s), PDSO24, 4.4

获取价格

8740060U1000 ETC 22 AWG solid tinned copper conductors, PVC insulation,

获取价格