5秒后页面跳转
853S54AKILFT PDF预览

853S54AKILFT

更新时间: 2024-01-29 00:06:19
品牌 Logo 应用领域
艾迪悌 - IDT /
页数 文件大小 规格书
21页 322K
描述
Dual 2:1, 1:2 Differential-to-LVPECL/ECL Multiplexer

853S54AKILFT 数据手册

 浏览型号853S54AKILFT的Datasheet PDF文件第4页浏览型号853S54AKILFT的Datasheet PDF文件第5页浏览型号853S54AKILFT的Datasheet PDF文件第6页浏览型号853S54AKILFT的Datasheet PDF文件第8页浏览型号853S54AKILFT的Datasheet PDF文件第9页浏览型号853S54AKILFT的Datasheet PDF文件第10页 
ICS853S54I Data Sheet  
DUAL 2:1, 1:2 DIFFERENTIAL-TO-LVPECL/ECL MULTIPLEXER  
Application Information  
Wiring the Differential Input to Accept Single Ended Levels  
Figure 1 shows how the differential input can be wired to accept  
single ended levels. The reference voltage V_REF = VCC/2 is  
generated by the bias resistors R1, R2 and C1. This bias circuit  
should be located as close as possible to the input pin. The ratio of  
R1 and R2 might need to be adjusted to position the V_REF in the  
center of the input voltage swing. For example, if the input clock  
swing is only 2.5V and VCC = 3.3V, V_REF should be 1.25V and  
VCC  
R1  
1K  
Single Ended Clock Input  
R2/R1 = 0.609.  
CLKx  
V_REF  
nCLKx  
C1  
0.1u  
R2  
1K  
Figure 1. Single-Ended Signal Driving Differential Input  
Recommendations for Unused Input and Output Pins  
Inputs:  
Outputs:  
LVCMOS Control Pins  
LVPECL Outputs  
All control pins have internal pulldowns; additional resistance is not  
required but can be added for additional protection. A 1kresistor  
can be used.  
All unused LVPECL outputs can be left floating. We recommend that  
there is no trace attached. Both sides of the differential output pair  
should either be left floating or terminated.  
PCLK/nPCLK Inputs  
For applications not requiring the use of the differential input, both  
PCLK and nPCLK can be left floating. Though not required, but for  
additional protection, a 1kresistor can be tied from PCLK to  
ground.  
ICS853S54AKI May 27, 2017  
7
©2017 Integrated Device Technology, Inc.  

853S54AKILFT 替代型号

型号 品牌 替代类型 描述 数据表
853S54AKILF IDT

类似代替

Dual 2:1, 1:2 Differential-to-LVPECL/ECL Multiplexer

与853S54AKILFT相关器件

型号 品牌 获取价格 描述 数据表
853S54I-01 IDT

获取价格

Dual 2:1, 1:2 Differential-to-LVPECL/ ECL Multiplexer
853S54I-01_17 IDT

获取价格

Dual 2:1, 1:2 Differential-to-LVPECL ECL Multiplexer
853S6111AYILF IDT

获取价格

PTQFP-32, Tray
853S6111AYILFT IDT

获取价格

PTQFP-32, Reel
853S9252BKILF IDT

获取价格

2.5V, 3.3V ECL/LVPECL Clock/Data Fanout Buffer
853S9252BKILF/W IDT

获取价格

2.5V, 3.3V ECL/LVPECL Clock/Data Fanout Buffer
853S9252BKILFT IDT

获取价格

2.5V, 3.3V ECL/LVPECL Clock/Data Fanout Buffer
853X10 ETC

获取价格

SCHRAUBE LINSE SCHLITZ M3 10MM Inhalt pro Packung: 100 Stk.
853X12 ETC

获取价格

SCHRAUBE LINSE SCHLITZ M3 12MM Inhalt pro Packung: 100 Stk.
853X16 ETC

获取价格

SCHRAUBE LINSE SCHLITZ M3 16MM Inhalt pro Packung: 100 Stk.