PRELIMINARY
ICS8536I-33
Integrated
Circuit
Systems, Inc.
LOW SKEW, 1-TO-6, CRYSTAL OSCILLATOR/
LVCMOS-TO-3.3V LVPECL/LVCMOS FANOUT BUFFER
TABLE 1. PIN DESCRIPTIONS
Number
Name
Type
Pullup
Description
Synchronizing clock enable. When HIGH, clock outputs follows clock
input. When LOW, Q outputs are forced low, nQ0 output is forced high.
LVCMOS / LVTTL interface levels.
Crystal oscillator interface. XTAL_IN is the input.
XTAL_OUT is the output.
1
CLK_EN
Input
Input
2,
3
XTAL_IN,
XTAL_OUT
4
5
VCC
Power
Input
Positive supply pins.
CLK
Pulldown Clock input. LVCMOS / LVTTL interface levels.
Clock select input. When HIGH, selects XTAL inputs.
Pullup
6
CLK_SEL
VEE
Input
When LOW, selects CLK input. LVCMOS / LVTTL interface levels.
7, 15,
20
Power
Negative supply pin.
8, 9
10
Q0, nQ0
VCCO_LVPECL
Q1, nQ1
Output
Power
Output
Output
Output
Power
Differential clock outputs. LVPECL interface levels.
Output power supply mode for LVPECL clock outputs.
Differential clock outputs. LVPECL interface levels.
Differential clock outputs. LVPECL interface levels.
Single ended clock outputs. LVCMOS / LVTTL interface levels.
Output power supply mode for LVCMOS / LVTTL clock outputs.
11, 12
13, 14
16, 18, 19
17
Q2, nQ2
Q3, Q4, Q5
VCCO_LVCMOS
NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.
TABLE 2. PIN CHARACTERISTICS
Symbol
Parameter
Test Conditions
Minimum Typical Maximum Units
CIN
Input Capacitance
4
pF
Power Dissipation Capacitance
(per output)
CPD
TBD
pF
RPULLUP
Input Pullup Resistor
51
51
kΩ
kΩ
RPULLDOWN
Input Pulldown Resistor
8536AGI-33
www.icst.com/products/hiperclocks.html
REV.A MARCH 16, 2006
2