PRELIMINARY
ICS8536I-33
Integrated
Circuit
Systems, Inc.
LOW SKEW, 1-TO-6, CRYSTAL OSCILLATOR/
LVCMOS-TO-3.3V LVPECL/LVCMOS FANOUT BUFFER
TABLE 6A. LVPECL AC CHARACTERISTICS, VCC =VCCO_LVPECL = 3.3V 5ꢀ, TA = -40°C TO 85°C
Symbol
fMAX
Parameter
Test Conditions
Minimum Typical Maximum Units
Output Frequency
Propagation Delay; NOTE 1
266
MHz
ns
tPD
1.65
0.16
155.52MHz,
(Integration Range:
12kHz - 20MHz)
Buffer Additive Phase Jitter, RMS;
refer to Additive Phase Jitter Section
tjit
ps
tsk(bk-bk) Bank-to-Bank Skew; NOTE 2
1
ns
ps
ps
ps
ꢀ
tsk(o)
tsk(pp)
tR / tF
Output Skew; NOTE 3, 5
Part-to-Part Skew; NOTE 4, 5
Output Rise/Fall Time
Output Duty Cycle
55
800
450
45
20ꢀ to 80ꢀ
odc
All parameters measured at IJ 266MHz unless noted otherwise.
NOTE 1: Measured from the VCCO/2 of the input to the differential output crossing point.
NOTE 2: Measured from the crosspoint of the differential output to VCCO/2 of LVCMOS output using typical voltage.
NOTE 3: Defined as skew between outputs at the same supply voltage and with equal load conditions.
Measured at the output differential cross points.
NOTE 4: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load
conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross points.
NOTE 5: This parameter is defined in accordance with JEDEC Standard 65.
TABLE 6B. LVCMOS AC CHARACTERISTICS, VCC =VCCO_LVCMOS = 2.5V 5ꢀ, TA = -40°C TO 85°C
Symbol
fMAX
Parameter
Test Conditions
Minimum Typical Maximum Units
Output Frequency
Propagation Delay; NOTE 1
266
MHz
ns
tPD
2.55
0.16
155.52MHz,
(Integration Range:
12kHz - 20MHz)
Buffer Additive Phase Jitter, RMS;
refer to Additive Phase Jitter Section
tjit
ps
tsk(bk-bk) Bank-to-Bank Skew; NOTE 2
1
ns
ps
ps
ps
ꢀ
tsk(o)
tsk(pp)
tR / tF
Output Skew; NOTE 3, 5
Part-to-Part Skew; NOTE 4, 5
Output Rise/Fall Time
Output Duty Cycle
75
800
550
60
20ꢀ to 80ꢀ
odc
All parameters measured at IJ 266MHz unless noted otherwise.
NOTE 1: Measured from the VCCO/2 of the input to the differential output crossing point.
NOTE 2: Measured from the crosspoint of the differential output to VCCO/2 of LVCMOS output using typical voltage.
NOTE 3: Defined as skew between outputs at the same supply voltage and with equal load conditions.
Measured at the output differential cross points.
NOTE 4: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load
conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross points.
NOTE 5: This parameter is defined in accordance with JEDEC Standard 65.
8536AGI-33
www.icst.com/products/hiperclocks.html
REV.A MARCH 16, 2006
6