5秒后页面跳转
85105AGIT PDF预览

85105AGIT

更新时间: 2024-01-04 19:22:44
品牌 Logo 应用领域
艾迪悌 - IDT /
页数 文件大小 规格书
16页 302K
描述
LOW SKEW, 1-TO-5, DIFFERENTIAL/LVCMOS-TO-0.7V HCSL FANOUT BUFFER

85105AGIT 数据手册

 浏览型号85105AGIT的Datasheet PDF文件第7页浏览型号85105AGIT的Datasheet PDF文件第8页浏览型号85105AGIT的Datasheet PDF文件第9页浏览型号85105AGIT的Datasheet PDF文件第11页浏览型号85105AGIT的Datasheet PDF文件第12页浏览型号85105AGIT的Datasheet PDF文件第13页 
ICS85105I  
LOW SKEW, 1-TO-5, DIFFERENTIAL/LVCMOS-TO-0.7V HCSL FANOUT BUFFER  
DIFFERENTIAL CLOCK INPUT INTERFACE  
The CLK /nCLK accepts LVDS, LVPECL, LVHSTL, SSTL, HCSL  
and other differential signals. Both signals must meet the VPP  
and VCMR input requirements. Figures 3A to 3F show interface  
examples for the HiPerClockS CLK/nCLK input driven by the  
most common driver types.The input interfaces suggested here  
are examples only. Please consult with the vendor of the driver  
component to confirm the driver termination requirements. For  
example in Figure 3A, the input termination applies for IDT  
HiPerClockS open emitter LVHSTL drivers. If you are using an  
LVHSTL driver from another vendor, use their termination  
3.3V  
3.3V  
3.3V  
1.8V  
Zo = 50 Ohm  
CLK  
Zo = 50 Ohm  
CLK  
Zo = 50 Ohm  
nCLK  
Zo = 50 Ohm  
HiPerClockS  
LVPECL  
Input  
nCLK  
HiPerClockS  
LVHSTL  
Input  
R1  
50  
R2  
50  
ICS  
HiPerClockS  
LVHSTL Driver  
R1  
50  
R2  
50  
R3  
50  
FIGURE 3A. HIPERCLOCKS CLK/nCLK INPUT  
DRIVEN BY AN IDT OPEN EMITTER  
FIGURE 3B. HIPERCLOCKS CLK/nCLK INPUT  
DRIVEN BY A 3.3V LVPECL DRIVER  
HIPERCLOCKS LVHSTL DRIVER  
3.3V  
3.3V  
3.3V  
3.3V  
Zo = 50 Ohm  
3.3V  
R3  
125  
R4  
125  
LVDS_Driver  
Zo = 50 Ohm  
Zo = 50 Ohm  
CLK  
CLK  
R1  
100  
nCLK  
Receiver  
nCLK  
HiPerClockS  
Input  
Zo = 50 Ohm  
LVPECL  
R1  
84  
R2  
84  
FIGURE 3C. HIPERCLOCKS CLK/nCLK INPUT  
DRIVEN BY A 3.3V LVPECL DRIVER  
FIGURE 3D. HIPERCLOCKS CLK/nCLK INPUT  
DRIVEN BY A 3.3V LVDS DRIVER  
2.5V  
2.5V  
3.3V  
3.3V  
2.5V  
R3  
R4  
120  
120  
Zo = 50Ω  
Zo = 50Ω  
*R3  
*R4  
33  
33  
Zo = 60Ω  
Zo = 60Ω  
CLK  
CLK  
nCLK  
nCLK  
HiPerClockS  
HiPerClockS  
Input  
SSTL  
HCSL  
R1  
50  
R2  
50  
R1  
120  
R2  
120  
*Optional – R3 and R4 can be 0Ω  
FIGURE 3F. HIPERCLOCKS CLK/nCLK INPUT  
DRIVEN BY A 2.5V SSTL DRIVER  
FIGURE 3E. HIPERCLOCKS CLK/nCLK INPUT  
DRIVEN BY A 3.3V HCSL DRIVER  
IDT/ ICS0.7V HCSL FANOUT BUFFER  
10  
ICS85105AGI REV. A JUNE 5, 2008  

与85105AGIT相关器件

型号 品牌 描述 获取价格 数据表
85106 AMPHENOL MIL SERIES CONNECTOR

获取价格

851-06 AMPHENOL MIL Series Connector, Aluminum Alloy, Female; Male, Crimp; Solder Terminal, Plug

获取价格

85106-0000 MOLEX Board Connector, 425 Contact(s), 5 Row(s), Female, Right Angle, 0.098 inch Pitch, Press Fi

获取价格

85106-0098 MOLEX Board Connector, 255 Contact(s), 5 Row(s), Female, Right Angle, Press Fit Terminal, Recept

获取价格

85106-0127 MOLEX Board Connector, 132 Contact(s), 3 Row(s), Female, Right Angle, Press Fit Terminal, Recept

获取价格

85-10-66 APITECH 0MHz - 18000MHz RF/MICROWAVE FIXED ATTENUATOR

获取价格