5秒后页面跳转
85102AGIT PDF预览

85102AGIT

更新时间: 2024-01-06 16:06:18
品牌 Logo 应用领域
艾迪悌 - IDT 驱动光电二极管逻辑集成电路
页数 文件大小 规格书
16页 347K
描述
Low Skew Clock Driver, 85102 Series, 2 True Output(s), 0 Inverted Output(s), PDSO16, 4.40 MM X 5.0 MM, 0.92 MM HEIGHT, MO-153, TSSOP-16

85102AGIT 技术参数

是否无铅: 含铅是否Rohs认证: 不符合
生命周期:Obsolete零件包装代码:TSSOP
包装说明:4.40 MM X 5.0 MM, 0.92 MM HEIGHT, MO-153, TSSOP-16针数:16
Reach Compliance Code:not_compliantECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.38
系列:85102输入调节:DIFFERENTIAL MUX
JESD-30 代码:R-PDSO-G16JESD-609代码:e0
长度:5 mm逻辑集成电路类型:LOW SKEW CLOCK DRIVER
湿度敏感等级:1功能数量:1
反相输出次数:端子数量:16
实输出次数:2最高工作温度:85 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装等效代码:TSSOP16,.25
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度(摄氏度):225电源:3.3 V
Prop。Delay @ Nom-Sup:3.2 ns认证状态:Not Qualified
座面最大高度:1.2 mm子类别:Clock Drivers
最大供电电压 (Vsup):3.63 V最小供电电压 (Vsup):2.97 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
温度等级:INDUSTRIAL端子面层:Tin/Lead (Sn85Pb15)
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL处于峰值回流温度下的最长时间:30
宽度:4.4 mmBase Number Matches:1

85102AGIT 数据手册

 浏览型号85102AGIT的Datasheet PDF文件第9页浏览型号85102AGIT的Datasheet PDF文件第10页浏览型号85102AGIT的Datasheet PDF文件第11页浏览型号85102AGIT的Datasheet PDF文件第13页浏览型号85102AGIT的Datasheet PDF文件第14页浏览型号85102AGIT的Datasheet PDF文件第15页 
ICS85102I  
LOW SKEW, 1-TO-2, DIFFERENTIAL/LVCMOS-TO-0.7V HCSL FANOUT BUFFER  
POWER CONSIDERATIONS  
This section provides information on power dissipation and junction temperature for the ICS85102I.  
Equations and example calculations are also provided.  
1. Power Dissipation.  
The total power dissipation for the ICS85102I is the sum of the core power plus the power dissipated in the load(s).  
The following is the power dissipation for V = 3.3V + 10ꢀ = 3.63V, which gives worst case results.  
DD  
NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.  
Power (core) = V  
* I  
= 3.63V * 27mA = 98.01mW  
MAX  
DD_MAX  
DD_MAX  
Power (outputs) = 47.3mW/Loaded Output pair  
MAX  
If all outputs are loaded, the total power is 2 * 47.3mW = 94.6mW  
Total Power  
(3.63V, with all outputs switching) = 98.01mW + 94.6mW = 192.61mW  
_MAX  
2. Junction Temperature.  
Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the  
TM  
device. The maximum recommended junction temperature for HiPerClockS devices is 125°C.  
The equation for Tj is as follows: Tj = θJA * Pd_total + TA  
Tj = Junction Temperature  
θ
= Junction-to-Ambient Thermal Resistance  
JA  
Pd_total = Total Device Power Dissipation (example calculation is in Section 1 above)  
TA = Ambient Temperature  
In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ must be used. Assuming no air  
JA  
flow and a multi-layer board, the appropriate value is 100.3°C/W per Table 6 below.  
Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:  
85°C + 0.193W * 100.3°C/W = 104.4°C. This is well below the limit of 125°C.  
This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow,  
and the type of board (single layer or multi-layer).  
TABLE 6. THERMAL RESISTANCE θ FOR 16-LEAD TSSOP, FORCED CONVECTION  
JA  
θ by Velocity (Meters per Second)  
JA  
0
1
2.5  
93.9°C/W  
Multi-Layer PCB, JEDEC Standard Test Boards  
100.3°C/W  
96.0°C/W  
IDT/ ICS0.7V HCSL FANOUT BUFFER  
12  
ICS85102AGI REV. A JUNE 10, 2008  

与85102AGIT相关器件

型号 品牌 描述 获取价格 数据表
85102E AMPHENOL MIL SERIES CONNECTOR

获取价格

851-02E106P50 ETC SQUARE FLANGE RECEPT. 6 WAYS

获取价格

851-02E1210P50 ETC SQUARE FLANGE RECEPT. 8 WAYS

获取价格

851-02E123P50 ETC SQUARE FLANGE RECEPT. 3 WAYS

获取价格

851-02E1419P50 ETC SQUARE FLANGE RECEPT. 19 WAYS

获取价格

851-02E1626P50 ETC SQUARE FLANGE RECEPT. 26 WAYS

获取价格