5秒后页面跳转
844008AY-16T PDF预览

844008AY-16T

更新时间: 2024-01-12 21:01:00
品牌 Logo 应用领域
艾迪悌 - IDT 时钟外围集成电路晶体
页数 文件大小 规格书
13页 326K
描述
Clock Generator, PQFP32

844008AY-16T 技术参数

是否无铅: 含铅是否Rohs认证: 不符合
生命周期:Obsolete包装说明:LQFP-32
Reach Compliance Code:not_compliantECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.92
JESD-30 代码:S-PQFP-G32JESD-609代码:e0
长度:7 mm湿度敏感等级:3
端子数量:32最高工作温度:70 °C
最低工作温度:最大输出时钟频率:125 MHz
封装主体材料:PLASTIC/EPOXY封装代码:LQFP
封装等效代码:QFP32,.35SQ,32封装形状:SQUARE
封装形式:FLATPACK, LOW PROFILE峰值回流温度(摄氏度):225
电源:3.3 V主时钟/晶体标称频率:25 MHz
认证状态:Not Qualified座面最大高度:1.6 mm
子类别:Clock Generators最大供电电压:3.465 V
最小供电电压:3.135 V标称供电电压:3.3 V
表面贴装:YES技术:CMOS
温度等级:COMMERCIAL端子面层:Tin/Lead (Sn85Pb15)
端子形式:GULL WING端子节距:0.8 mm
端子位置:QUAD处于峰值回流温度下的最长时间:30
宽度:7 mmuPs/uCs/外围集成电路类型:CLOCK GENERATOR, OTHER
Base Number Matches:1

844008AY-16T 数据手册

 浏览型号844008AY-16T的Datasheet PDF文件第1页浏览型号844008AY-16T的Datasheet PDF文件第2页浏览型号844008AY-16T的Datasheet PDF文件第3页浏览型号844008AY-16T的Datasheet PDF文件第5页浏览型号844008AY-16T的Datasheet PDF文件第6页浏览型号844008AY-16T的Datasheet PDF文件第7页 
PRELIMINARY  
ICS844008-16  
FEMTOCLOCKS™ CRYSTAL-TO-LVDS FREQUENCY SYNTHESIZER  
TSD  
TABLE 5. CRYSTAL CHARACTERISTICS  
Parameter  
Test Conditions  
Minimum  
Typical Maximum Units  
Fundamental  
25  
Mode of Oscillation  
Frequency  
22.4  
27.2  
100  
50  
MHz  
ppm  
Ω
Parts per Million (ppm); NOTE 1  
Equivalent Series Resistance (ESR)  
Shunt Capacitance  
Drive Level  
7
pF  
100  
µW  
NOTE: Characterized using an18pF parallel resonant crystal.  
NOTE 1: When used with recommended 50ppm crystal and external trim caps adjusted for user PC board.  
TABLE 6. AC CHARACTERISTICS, VDD = 3.3V 5ꢀ, TA = 0°C TO70°C  
Symbol Parameter  
Test Conditions  
FSEL = 0  
Minimum Typical Maximum Units  
125  
100  
TBD  
40  
MHz  
MHz  
ps  
fOUT  
Output Frequency  
FSEL = 1  
tsk(o)  
tjit(cc)  
Output Skew; NOTE 1, 2  
Cycle-to-Cycle Jitter  
ps  
125MHz, (1.875MHz - 20MHz)  
100MHz, (1.875MHz - 20MHz)  
20ꢀ to 80ꢀ  
0.44  
0.44  
450  
50  
ps  
RMS Phase Jitter (Random);  
NOTE 3  
tjit(Ø)  
ps  
tR / tF  
odc  
Output Rise/Fall Time  
Output Duty Cycle  
ps  
NOTE 1: Defined as skew between outputs at the same supply voltages and with equal load conditions.  
Measured at VDD/2.  
NOTE 2: This parameter is defined in accordance with JEDEC Standard 65.  
NOTE 3: Please refer to the Phase Noise Plot.  
IDT™ / ICS™ FEMTOCLOCKS™ CRYSTAL-TO-LVDS FREQUENCY SYNTHESIZER  
ICS844008-16  
4

与844008AY-16T相关器件

型号 品牌 描述 获取价格 数据表
844008AYI-01LF IDT FEMTOCLOCKS? CRYSTAL-TO-LVDS FREQUENCY SYNTHESIZER

获取价格

844008AYI-01LFT IDT FEMTOCLOCKS? CRYSTAL-TO-LVDS FREQUENCY SYNTHESIZER

获取价格

844008AYI-15 IDT PLL/Frequency Synthesis Circuit

获取价格

844008AYI-15LF IDT Clock Generator, 125MHz, PQFP32, 7 X 7 MM, 1.40 MM HEIGHT, ROHS COMPLIANT, MS-026BBA, LQFP

获取价格

844008AYI-15LFT IDT Clock Generator, 125MHz, PQFP32, 7 X 7 MM, 1.40 MM HEIGHT, ROHS COMPLIANT, MS-026BBA, LQFP

获取价格

844008AYI-15T IDT PLL/Frequency Synthesis Circuit

获取价格