ICS84330
700MHZ, LOW JITTER, CRYSTAL-TO-3.3V
DIFFERENTIAL LVPECL FREQUENCY SYNTHESIZER
Integrated
Circuit
Systems, Inc.
FUNCTIONAL DESCRIPTION
NOTE: The functional description that follows describes op-
eration using a 16MHz crystal. Valid PLL loop divider values
for different crystal or input frequencies are defined in the In-
put Frequency Characteristics, Table 6, NOTE 1.
the LOW-to-HIGH transition of the nP_LOAD input, the data is
latched and the M divider remains loaded until the next LOW
transition on nP_LOAD or until a serial event occurs.TheTEST
output is Mode 000 (shift register out) when operating in the
parallel input mode.The relationship between theVCO frequency,
the crystal frequency and the M divider is defined as follows:
fxtal
The ICS84330 features a fully integrated PLL and therefore
requires no external components for setting the loop band-
width. A quartz crystal is used as the input to the on-chip
oscillator.The output of the oscillator is divided by 16 prior to
the phase detector.With a 16MHz crystal this provides a 1MHz
reference frequency. The VCO of the PLL operates over a
range of 250MHz to 700MHz. The output of the M divider is
also applied to the phase detector.
x
fVCO =
2M
16
The M value and the required values of M0 through M8 are
shown in Table 3B, Programmable VCO Frequency Function
Table. Valid M values for which the PLL will achieve lock are
defined as 125 ≤ M ≤ 350. The frequency out is defined as
fVCO fxtal 2M
follows:
fout
x
=
=
The phase detector and the M divider force the VCO output fre-
quency to be 2M times the reference frequency by adjusting the
VCO control voltage. Note that for some values of M (either too
high or too low), the PLL will not achieve lock.The output of the
VCO is scaled by a divider prior to being sent to each of the
LVPECL output buffers.The divider provides a 50% output duty
cycle.
N
N
16
Serial operation occurs when nP_LOAD is HIGH and S_LOAD
is LOW.The shift register is loaded by sampling the S_DATA
bits with the rising edge of S_CLOCK. The contents of the
shift register are loaded into the M divider when S_LOAD tran-
sitions from LOW-to-HIGH.The M divide and N output divide
values are latched on the HIGH-to-LOW transition of S_LOAD.
If S_LOAD is held HIGH, data at the S_DATA input is passed
directly to the M divider on each rising edge of S_CLOCK.
The serial mode can be used to program the M and N bits and
test bitsT2:T0.The internal registers T2:T0 determine the state
of the TEST output as follows:
The programmable features of the ICS84330 support two input
modes to program the M divider and N output divider.The two
input operational modes are parallel and serial. Figure 1 shows
the timing diagram for each mode. In parallel mode the nP_LOAD
input is LOW.The data on inputs M0 through M8 and N0 through
N1 is passed directly to the M divider and N output divider. On
T2
0
0
0
0
T1
0
0
1
1
T0
0
1
0
1
TEST Output
fOUT
fOUT
fOUT
fOUT
fOUT
Shift Register Out
High
PLL Reference Xtal ÷ 16
(VCO ÷ M) /2 (non 50% Duty Cycle M divider)
1
0
0
fOUT
fOUT
LVCMOS Output Frequency < 200MHz
1
1
1
0
1
1
1
0
1
Low
(S_CLOCK ÷ M) /2 (non 50% Duty Cycle M divider)
fOUT ÷ 4
fOUT
S_CLOCK ÷ N divider
fOUT
SERIAL LOADING
S_CLOCK
S_DATA
T2
T1
T0
N1
N0
M8
M7
M6
M5
M4 M3
M2
M1
M0
t
t
H
S
S_LOAD
t
nP_LOAD
S
PARALLEL LOADING
M, N
M0:M8, N0:N1
nP_LOAD
t
t
H
S
S_LOAD
Time
FIGURE 1. PARALLEL & SERIAL LOAD OPERATIONS
www.icst.com/products/hiperclocks.html
84330BV
REV.C MAY 16, 2006
2