5秒后页面跳转
84330BM-01T PDF预览

84330BM-01T

更新时间: 2023-07-15 00:00:00
品牌 Logo 应用领域
艾迪悌 - IDT /
页数 文件大小 规格书
15页 242K
描述
Clock Generator

84330BM-01T 数据手册

 浏览型号84330BM-01T的Datasheet PDF文件第1页浏览型号84330BM-01T的Datasheet PDF文件第2页浏览型号84330BM-01T的Datasheet PDF文件第4页浏览型号84330BM-01T的Datasheet PDF文件第5页浏览型号84330BM-01T的Datasheet PDF文件第6页浏览型号84330BM-01T的Datasheet PDF文件第7页 
PRELIMINARY  
ICS84330-01  
Integrated  
Circuit  
Systems, Inc.  
700MHZ, LOW  
J
ITTER, CRYSTAL  
-TO-3.3V  
D
IFFERENTIAL LVPECL FREQUENCY YNTHESIZER  
S
TABLE 1. PIN DESCRIPTIONS  
Name  
Type  
Description  
Core supply pins.  
VCC  
Power  
Power  
Power  
Power  
VCCA  
Analog supply pin for the PLL.  
Negative supply pins.  
Output supply pin.  
VEE  
VCCO  
nc  
Unused  
Input  
Do not connect.  
XTAL1, XTAL2  
Crystal oscillator interface. XTAL1 is the input. XTAL2 is the output.  
Parallel load input. Determines when data present at M8:M0 is loaded into  
M divider, and when data present at N1:N0 sets the N output divide value.  
LVCMOS / LVTTL interface levels.  
nP_LOAD  
Input  
Pullup  
Clocks the serial data present at S_DATA input into the shift register on the  
rising edge of S_CLOCK. LVCMOS / LVTTL interface levels.  
Shift register serial input. Data sampled on the rising edge of S_CLOCK.  
LVCMOS / LVTTL interface levels.  
Controls transition of data from shift register into the M divider.  
LVCMOS / LVTTL interface levels.  
S_CLOCK  
S_DATA  
Input  
Input  
Input  
Pulldown  
Pulldown  
Pulldown  
S_LOAD  
M0, M1, M2  
M3, M4, M5  
M6, M7, M8  
M divider inputs. Data latched on LOW-to-HIGH transition of nP_LOAD input.  
LVCMOS / LVTTL interface levels.  
Input  
Input  
Pullup  
Pullup  
Determines N output divider value as defined in Table 3C Function Table.  
LVCMOS / LVTTL interface levels.  
N0, N1  
Test output which is used in the serial mode of operation.  
LVCMOS / LVTTL interface levels.  
Differential output for the synthesizer. 3.3V LVPECL interface levels.  
TEST  
Output  
Output  
nFOUT, FOUT  
NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.  
TABLE 2. PIN CHARACTERISTICS  
Symbol  
CIN  
Parameter  
Test Conditions  
Minimum Typical Maximum Units  
Input Capacitance  
Input Pullup Resistor  
4
pF  
KΩ  
KΩ  
RPULLUP  
51  
51  
RPULLDOWN Input Pulldown Resistor  
84330BV-01  
www.icst.com/products/hiperclocks.html  
REV. B DECEMBER 18, 2003  
3

与84330BM-01T相关器件

型号 品牌 描述 获取价格 数据表
84330BVT-01 IDT Clock Generator

获取价格

84330BY IDT Clock Generator, PQFP32

获取价格

84330BYLNT IDT Clock Generator, PQFP32

获取价格

84330BYT IDT Clock Generator, PQFP32

获取价格

84330CI IDT 720MHz, Low Jitter, Crystal-to-LVPECL Frequency Synthesizer

获取价格

84330CM-01 IDT Clock Generator, 700MHz, PDSO28, 7.50 X 18.05 MM, 2.25 MM HEIGHT, MS-013, MS-119, SOIC-28

获取价格