80C186EB/80C188EB, 80L186EB/80L188EB
Table 3. Pin Descriptions
Output
Pin
Pin
Input
Type
Description
Name
Type
States
V
V
P
G
I
Ð
Ð
POWER connections consist of four pins which must be
shorted externally to a V board plane.
CC
CC
Ð
Ð
Ð
GROUND connections consist of six pins which must be
shorted externally to a V board plane.
SS
SS
CLKIN
A(E)
CLocK INput is an input for an external clock. An external
oscillator operating at two times the required processor
operating frequency can be connected to CLKIN. For crystal
operation, CLKIN (along with OSCOUT) are the crystal
connections to an internal Pierce oscillator.
OSCOUT
O
Ð
H(Q)
R(Q)
P(Q)
OSCillator OUTput is only used when using a crystal to
generate the external clock. OSCOUT (along with CLKIN)
are the crystal connections to an internal Pierce oscillator.
This pin is not to be used as 2X clock output for non-crystal
applications (i.e., this pin is N.C. for non-crystal applications).
OSCOUT does not float in ONCE mode.
CLKOUT
RESIN
O
I
Ð
H(Q)
R(Q)
P(Q)
CLocK OUTput provides a timing reference for inputs and
outputs of the processor, and is one-half the input clock
(CLKIN) frequency. CLKOUT has a 50% duty cycle and
transistions every falling edge of CLKIN.
A(L)
Ð
RESet IN causes the processor to immediately terminate
any bus cycle in progress and assume an initialized state. All
pins will be driven to a known state, and RESOUT will also
be driven active. The rising edge (low-to-high) transition
synchronizes CLKOUT with CLKIN before the processor
begins fetching opcodes at memory location 0FFFF0H.
RESOUT
PDTMR
O
Ð
H(0)
R(1)
P(0)
RESet OUTput that indicates the processor is currently in
the reset state. RESOUT will remain active as long as RESIN
remains active.
I/O
A(L)
H(WH)
R(Z)
P(1)
Power-Down TiMeR pin (normally connected to an external
capacitor) that determines the amount of time the processor
waits after an exit from power down before resuming normal
operation. The duration of time required will depend on the
startup characteristics of the crystal oscillator.
NMI
I
I
A(E)
A(E)
Ð
Ð
Non-Maskable Interrupt input causes a TYPE-2 interrupt to
be serviced by the CPU. NMI is latched internally.
TEST/BUSY
(TEST)
TEST is used during the execution of the WAIT instruction to
suspend CPU operation until the pin is sampled active
(LOW). TEST is alternately known as BUSY when interfacing
with an 80C187 numerics coprocessor (80C186EB only).
AD15:0
(AD7:0)
I/O
S(L)
H(Z)
R(Z)
P(X)
These pins provide a multiplexed Address and Data bus.
During the address phase of the bus cycle, address bits 0
through 15 (0 through 7 on the 80C188EB) are presented on
the bus and can be latched using ALE. 8- or 16-bit data
information is transferred during the data phase of the bus
cycle.
NOTE:
Pin names in parentheses apply to the 80C188EB/80L188EB.
10
10
5秒后页面跳转
SG3525资料手册详解：SG3525参数分析、引脚说明、应用介绍
AT89C51单片机资料手册详细解析及应用示例
CP2102资料手册解读：CP2102引脚说明、关键参数分析
资料手册解读：UC3842参数和管脚说明
微信公众号
抖音公众号
浙公网安备 33010502006866号 浙ICP备10014259号-119
营业执照ICP证
数据手册
如果您发现信息不准确，
